/external/libphonenumber/demo/war/WEB-INF/lib/ |
H A D | commons-lang-2.6.jar | META-INF/ META-INF/MANIFEST.MF org/ org/apache/ org/apache/commons/ org/apache/commons/lang/ ... |
/external/owasp/sanitizer/tools/findbugs/lib/ |
H A D | commons-lang-2.6.jar | META-INF/ META-INF/MANIFEST.MF org/ org/apache/ org/apache/commons/ org/apache/commons/lang/ ... |
H A D | asm-tree-3.3.jar | META-INF/MANIFEST.MF org/objectweb/asm/tree/AbstractInsnNode.class " package org.objectweb.asm ... |
/external/caliper/lib/ |
H A D | java-allocation-instrumenter-2.0.jar | ... String recorderMethod
public void visitIntInsn (int, int) int opcode
int operand
private void pushClassNameOnStack () private void pushProductOfIntArrayOnStack () org.objectweb. ... |
/external/llvm/bindings/ocaml/llvm/ |
H A D | llvm.mli | 182 Ordered means that neither operand is a QNAN while unordered means 183 that either operand may be a QNAN. 194 | Ord (** Ordered (no operand is NaN) *) 195 | Uno (** Unordered (one operand at least is NaN) *) 762 (** [operand v i] returns the operand at index [i] for the value [v]. See the 764 val operand : llvalue -> int -> llvalue var 766 (** [operand_use v i] returns the use of the operand at index [i] for the value [v]. See the 771 (** [set_operand v i o] sets the operand of the value [v] at the index [i] to 864 (** [add_named_metadata_operand m name v] adds [v] as the last operand o [all...] |
/external/mesa3d/src/compiler/glsl/ |
H A D | ast_to_hir.cpp | 271 * If a conversion is available, convert one operand to a different type 275 * \param to Type that the operand it to be converted to 346 /* "If one operand is floating-point based and the other is 348 * Conversions" are applied to the non-floating-point-based operand." 377 * operands they operate on, after operand type conversion. After 386 /* "* One operand is a scalar, and the other is a vector or matrix. 436 * one operand is a vector and the other a matrix. A right vector 437 * operand is treated as a column vector and a left vector operand as a 439 * columns of the left operand i 1165 get_scalar_boolean_operand(exec_list *instructions, struct _mesa_glsl_parse_state *state, ast_expression *parent_expr, int operand, const char *operand_name, bool *error_emitted) argument [all...] |
/external/python/cpython2/Python/ |
H A D | Python-ast.c | 173 "operand", 1532 UnaryOp(unaryop_ty op, expr_ty operand, int lineno, int col_offset, PyArena argument 1541 if (!operand) { 1543 "field operand is required for UnaryOp"); 1551 p->v.UnaryOp.operand = operand; 2617 value = ast2obj_expr(o->v.UnaryOp.operand); 2619 if (PyObject_SetAttrString(result, "operand", value) == -1) 4939 expr_ty operand; local 4953 if (PyObject_HasAttrString(obj, "operand")) { [all...] |
/external/python/cpython3/Python/ |
H A D | Python-ast.c | 209 _Py_IDENTIFIER(operand); variable 212 "operand", 1805 UnaryOp(unaryop_ty op, expr_ty operand, int lineno, int col_offset, PyArena argument 1814 if (!operand) { 1816 "field operand is required for UnaryOp"); 1824 p->v.UnaryOp.operand = operand; 3112 value = ast2obj_expr(o->v.UnaryOp.operand); 5766 expr_ty operand; local 5783 res = obj2ast_expr(tmp, &operand, aren [all...] |
/external/selinux/libsepol/cil/src/ |
H A D | cil_build_ast.c | 2653 static enum cil_flavor __cil_get_constraint_operand_flavor(const char *operand) argument 2655 if (operand == NULL) return CIL_LIST; 2656 else if (operand == CIL_KEY_CONS_T1) return CIL_CONS_T1; 2657 else if (operand == CIL_KEY_CONS_T2) return CIL_CONS_T2; 2658 else if (operand == CIL_KEY_CONS_T3) return CIL_CONS_T3; 2659 else if (operand == CIL_KEY_CONS_R1) return CIL_CONS_R1; 2660 else if (operand == CIL_KEY_CONS_R2) return CIL_CONS_R2; 2661 else if (operand == CIL_KEY_CONS_R3) return CIL_CONS_R3; 2662 else if (operand == CIL_KEY_CONS_U1) return CIL_CONS_U1; 2663 else if (operand [all...] |
/external/swiftshader/src/OpenGL/compiler/ |
H A D | intermediate.h | 509 TIntermUnary(TOperator o, TType& t) : TIntermOperator(o, t), operand(0) {} 510 TIntermUnary(TOperator o) : TIntermOperator(o), operand(0) {} 516 if(operand->getQualifier() == EvqConstExpr) 525 void setOperand(TIntermTyped* o) { operand = o; } 526 TIntermTyped* getOperand() { return operand; } 530 TIntermTyped* operand; member in class:TIntermUnary
|
/external/swiftshader/src/OpenGL/libGLES_CM/ |
H A D | Context.cpp | 2299 void Context::setOperand0RGB(GLenum operand) argument 2301 mState.textureUnit[mState.activeSampler].operand0RGB = operand; 2304 void Context::setOperand1RGB(GLenum operand) argument 2306 mState.textureUnit[mState.activeSampler].operand1RGB = operand; 2309 void Context::setOperand2RGB(GLenum operand) argument 2311 mState.textureUnit[mState.activeSampler].operand2RGB = operand; 2314 void Context::setOperand0Alpha(GLenum operand) argument 2316 mState.textureUnit[mState.activeSampler].operand0Alpha = operand; 2319 void Context::setOperand1Alpha(GLenum operand) argument 2321 mState.textureUnit[mState.activeSampler].operand1Alpha = operand; 2324 setOperand2Alpha(GLenum operand) argument [all...] |
/external/swiftshader/third_party/LLVM/bindings/ocaml/llvm/ |
H A D | llvm.mli | 624 (** [operand v i] returns the operand at index [i] for the value [v]. See the 626 val operand : llvalue -> int -> llvalue var 628 (** [set_operand v i o] sets the operand of the value [v] at the index [i] to
|
/external/v8/src/arm64/ |
H A D | assembler-arm64.cc | 1095 const Operand& operand) { 1096 AddSub(rd, rn, operand, LeaveFlags, ADD); 1102 const Operand& operand) { 1103 AddSub(rd, rn, operand, SetFlags, ADD); 1108 const Operand& operand) { 1110 adds(zr, rn, operand); 1116 const Operand& operand) { 1117 AddSub(rd, rn, operand, LeaveFlags, SUB); 1123 const Operand& operand) { 1124 AddSub(rd, rn, operand, SetFlag 1093 add(const Register& rd, const Register& rn, const Operand& operand) argument 1100 adds(const Register& rd, const Register& rn, const Operand& operand) argument 1107 cmn(const Register& rn, const Operand& operand) argument 1114 sub(const Register& rd, const Register& rn, const Operand& operand) argument 1121 subs(const Register& rd, const Register& rn, const Operand& operand) argument 1128 cmp(const Register& rn, const Operand& operand) argument 1134 neg(const Register& rd, const Operand& operand) argument 1140 negs(const Register& rd, const Operand& operand) argument 1146 adc(const Register& rd, const Register& rn, const Operand& operand) argument 1153 adcs(const Register& rd, const Register& rn, const Operand& operand) argument 1160 sbc(const Register& rd, const Register& rn, const Operand& operand) argument 1167 sbcs(const Register& rd, const Register& rn, const Operand& operand) argument 1174 ngc(const Register& rd, const Operand& operand) argument 1180 ngcs(const Register& rd, const Operand& operand) argument 1187 and_(const Register& rd, const Register& rn, const Operand& operand) argument 1194 ands(const Register& rd, const Register& rn, const Operand& operand) argument 1201 tst(const Register& rn, const Operand& operand) argument 1203 ands(AppropriateZeroRegFor(rn), rn, operand); local 1207 bic(const Register& rd, const Register& rn, const Operand& operand) argument 1214 bics(const Register& rd, const Register& rn, const Operand& operand) argument 1221 orr(const Register& rd, const Register& rn, const Operand& operand) argument 1228 orn(const Register& rd, const Register& rn, const Operand& operand) argument 1235 eor(const Register& rd, const Register& rn, const Operand& operand) argument 1242 eon(const Register& rd, const Register& rn, const Operand& operand) argument 1404 ccmn(const Register& rn, const Operand& operand, StatusFlags nzcv, Condition cond) argument 1412 ccmp(const Register& rn, const Operand& operand, StatusFlags nzcv, Condition cond) argument 1787 mvn(const Register& rd, const Operand& operand) argument 2248 AddSub(const Register& rd, const Register& rn, const Operand& operand, FlagsUpdate S, AddSubOp op) argument 2286 AddSubWithCarry(const Register& rd, const Register& rn, const Operand& operand, FlagsUpdate S, AddSubWithCarryOp op) argument 2356 Logical(const Register& rd, const Register& rn, const Operand& operand, LogicalOp op) argument 2407 ConditionalCompare(const Register& rn, const Operand& operand, StatusFlags nzcv, Condition cond, ConditionalCompareOp op) argument 2522 DataProcShiftedRegister(const Register& rd, const Register& rn, const Operand& operand, FlagsUpdate S, Instr op) argument 2536 DataProcExtendedRegister(const Register& rd, const Register& rn, const Operand& operand, FlagsUpdate S, Instr op) argument [all...] |
H A D | macro-assembler-arm64.cc | 57 const Operand& operand, 61 if (operand.NeedsRelocation(this)) { 63 Ldr(temp, operand.immediate()); 66 } else if (operand.IsImmediate()) { 67 int64_t immediate = operand.ImmediateValue(); 141 } else if (operand.IsExtendedRegister()) { 142 DCHECK(operand.reg().SizeInBits() <= rd.SizeInBits()); 145 DCHECK(operand.shift_amount() <= 4); 146 DCHECK(operand.reg().Is64Bits() || 147 ((operand 55 LogicalMacro(const Register& rd, const Register& rn, const Operand& operand, LogicalOp op) argument 240 Mov(const Register& rd, const Operand& operand, DiscardMoveMode discard_mode) argument 296 Mvn(const Register& rd, const Operand& operand) argument 348 ConditionalCompareMacro(const Register& rn, const Operand& operand, StatusFlags nzcv, Condition cond, ConditionalCompareOp op) argument 378 Csel(const Register& rd, const Register& rn, const Operand& operand, Condition cond) argument 475 AddSubMacro(const Register& rd, const Register& rn, const Operand& operand, FlagsUpdate S, AddSubOp op) argument 511 AddSubWithCarryMacro(const Register& rd, const Register& rn, const Operand& operand, FlagsUpdate S, AddSubWithCarryOp op) argument [all...] |
/external/v8/src/compiler/ |
H A D | register-allocator.cc | 262 UsePosition::UsePosition(LifetimePosition pos, InstructionOperand* operand, argument 264 : operand_(operand), hint_(hint), next_(nullptr), pos_(pos), flags_(0) { 306 InstructionOperand* operand = local 308 *register_code = LocationOperand::cast(operand)->register_code(); 717 InstructionOperand::ReplaceWith(pos->operand(), &spill_op); 723 InstructionOperand::ReplaceWith(pos->operand(), &op); 827 SpillMoveInsertionList(int gap_index, InstructionOperand* operand, argument 829 : gap_index(gap_index), operand(operand), next(next) {} 831 InstructionOperand* const operand; member in struct:v8::internal::compiler::LiveRangeBoundArray::TopLevelLiveRange::SpillMoveInsertionList 859 RecordSpillLocation(Zone* zone, int gap_index, InstructionOperand* operand) argument 899 SetSpillOperand(InstructionOperand* operand) argument 1344 AddOperand( InstructionOperand* operand) argument 1595 AllocateFixed( UnallocatedOperand* operand, int pos, bool is_tagged) argument 1963 LiveRangeFor(InstructionOperand* operand) argument 1982 NewUsePosition(LifetimePosition pos, InstructionOperand* operand, void* hint, UsePositionHintType hint_type) argument 1990 Define(LifetimePosition position, InstructionOperand* operand, void* hint, UsePositionHintType hint_type) argument 2012 Use(LifetimePosition block_start, LifetimePosition position, InstructionOperand* operand, void* hint, UsePositionHintType hint_type) argument 2439 MapPhiHint(InstructionOperand* operand, UsePosition* use_pos) argument 2448 ResolvePhiHint(InstructionOperand* operand, UsePosition* use_pos) argument 3728 InstructionOperand operand = cur->GetAssignedOperand(); local [all...] |
/external/v8/src/crankshaft/ |
H A D | hydrogen-instructions.cc | 537 // Instead of going through the entire use list of each operand, we only 542 HValue* operand = OperandAt(i); local 543 if (operand == NULL) continue; 544 HUseListNode* first = operand->use_list_; 546 operand->use_list_ = first->tail(); 772 // Must reach other operand in the same block! 1889 // The magnitude of the modulus is bounded by the right operand. 1892 // The result of the modulo operation has the sign of its left operand. 1956 // Mark phis that may have 'arguments' directly or indirectly as an operand. 3709 HConstant* operand local [all...] |
/external/v8/src/ia32/ |
H A D | macro-assembler-ia32.cc | 2352 Operand operand = Operand::StaticVariable(ExternalReference(counter)); local 2354 inc(operand); 2356 add(operand, Immediate(value)); 2365 Operand operand = Operand::StaticVariable(ExternalReference(counter)); local 2367 dec(operand); 2369 sub(operand, Immediate(value)); 2554 void MacroAssembler::JumpIfNotUniqueNameInstanceType(Operand operand, argument 2559 test(operand, Immediate(kIsNotStringMask | kIsNotInternalizedMask)); 2561 cmpb(operand, Immediate(SYMBOL_TYPE));
|
/external/v8/src/x64/ |
H A D | assembler-x64.cc | 216 Operand::Operand(const Operand& operand, int32_t offset) { argument 217 DCHECK(operand.len_ >= 1); 219 byte modrm = operand.buf_[0]; 224 int base_reg = (has_sib ? operand.buf_[1] : modrm) & 0x07; 231 disp_value = *bit_cast<const int32_t*>(&operand.buf_[disp_offset]); 234 disp_value = static_cast<signed char>(operand.buf_[disp_offset]); 237 // Write new operand with same registers, but with modified displacement. 241 rex_ = operand.rex_; 258 buf_[1] = operand.buf_[1]; 265 DCHECK((buf_[0] & 0xC0) != 0xC0); // Always a memory operand [all...] |
/external/v8/src/x87/ |
H A D | macro-assembler-x87.cc | 2209 Operand operand = Operand::StaticVariable(ExternalReference(counter)); local 2211 inc(operand); 2213 add(operand, Immediate(value)); 2222 Operand operand = Operand::StaticVariable(ExternalReference(counter)); local 2224 dec(operand); 2226 sub(operand, Immediate(value)); 2400 void MacroAssembler::JumpIfNotUniqueNameInstanceType(Operand operand, argument 2405 test(operand, Immediate(kIsNotStringMask | kIsNotInternalizedMask)); 2407 cmpb(operand, Immediate(SYMBOL_TYPE));
|
/external/vixl/src/aarch64/ |
H A D | logic-aarch64.cc | 1206 // operand doesn't match the result, there was an overflow. 3799 // rounding by checking which operand can be losslessly divided by two 3806 // Neither operand is normal after halving: the result is dominated by 4828 uint64_t operand; local 4832 operand = src.Uint(vform, i); 4833 if (operand <= 0x3FFFFFFF) { 4836 dp_operand = operand * std::pow(2.0, -32); 4861 uint64_t operand; local 4865 operand = src.Uint(vform, i); 4866 if (operand < [all...] |
/external/clang/lib/Sema/ |
H A D | SemaStmt.cpp | 55 // operand, even incomplete types. 1714 // The operand needs to have object-pointer type. 1722 // Check that the operand provides 2627 // Convert operand to void* 3082 // statement with a non-type-dependent operand. 3104 // In the case of a return with no operand, the initializer is considered 3477 Sema::ActOnObjCAtSynchronizedOperand(SourceLocation atLoc, Expr *operand) { argument 3478 ExprResult result = DefaultLvalueConversion(operand); 3481 operand = result.get(); 3484 QualType type = operand [all...] |
/external/mesa3d/src/gallium/drivers/svga/ |
H A D | svga_tgsi_vgpu10.c | 652 * Translate a TGSI register file type into a VGPU10 operand type. 693 VGPU10OperandToken0 operand; local 695 operand.value = 0; 696 operand.operandType = VGPU10_OPERAND_TYPE_NULL; 697 operand.numComponents = VGPU10_OPERAND_0_COMPONENT; 699 emit_dword(emit, operand.value); 811 * Emit the operand for expressing an address register for indirect indexing. 927 /* init operand tokens to all zero */ 932 /* the operand has a writemask */ 941 /* translate TGSI register file type to VGPU10 operand typ 3499 VGPU10OperandToken0 operand; local [all...] |
/external/v8/src/arm/ |
H A D | assembler-arm.cc | 1191 // The immediate operand cannot be encoded as a shifter operand, or use of 1214 // No use of constant pool and the immediate operand can be encoded as a 1215 // shifter operand. 1291 // The immediate operand cannot be encoded as a shifter operand, so load 2058 // Immediate operand cannot be encoded, load it first to register ip. 2436 const MemOperand& operand, 2439 DCHECK(operand.am_ == Offset); 2440 if (operand 2435 vldr(const DwVfpRegister dst, const MemOperand& operand, const Condition cond) argument 2484 vldr(const SwVfpRegister dst, const MemOperand& operand, const Condition cond) argument 2534 vstr(const DwVfpRegister src, const MemOperand& operand, const Condition cond) argument 2583 vstr(const SwVfpRegister src, const MemOperand& operand, const Condition cond) argument [all...] |
/external/v8/src/crankshaft/arm/ |
H A D | lithium-codegen-arm.cc | 1598 // Mask the right_op operand. 1623 // Mask the right_op operand. 1807 MemOperand operand = BuildSeqStringOperand(string, instr->index(), encoding); local 1809 __ ldrb(result, operand); 1811 __ ldrh(result, operand); 1831 MemOperand operand = BuildSeqStringOperand(string, instr->index(), encoding); local 1833 __ strb(value, operand); 1835 __ strh(value, operand); 2621 MemOperand operand = MemOperand(object, offset); local 2622 __ Load(result, operand, acces 2637 MemOperand operand = FieldMemOperand(object, offset); local 2732 Operand operand = key_is_constant local 2735 __ add(scratch0(), external_pointer, operand); local 3696 MemOperand operand = MemOperand(object, offset); local 3734 MemOperand operand = FieldMemOperand(object, offset); local 3750 MemOperand operand = FieldMemOperand(scratch, offset); local [all...] |
/external/v8/src/crankshaft/arm64/ |
H A D | lithium-codegen-arm64.cc | 1034 // If this is a constant operand, the result must be the zero register. 4049 // If one operand is zero and the other is negative, the result is -0. 4079 // If one operand is zero and the other is negative, the result is -0. 4416 MemOperand operand = local 4419 __ Ldrb(result, operand); 4421 __ Ldrh(result, operand); 4443 MemOperand operand = local 4446 __ Strb(value, operand); 4448 __ Strh(value, operand); 4530 // JavaScript shifts only look at the bottom 5 bits of the 'right' operand [all...] |