/external/vixl/test/aarch32/ |
H A D | test-utils-aarch32.cc | 80 __ Mrs(tmp, APSR);
|
H A D | test-simulator-cond-rd-rn-rm-ge-a32.cc | 472 __ Mrs(saved_q_bit, APSR); 484 __ Mrs(saved_nzcv_bits, APSR); 506 __ Mrs(nzcv_bits, APSR); 514 __ Mrs(q_bit, APSR); 522 __ Mrs(ge_bits, APSR);
|
H A D | test-simulator-cond-rd-rn-rm-ge-t32.cc | 472 __ Mrs(saved_q_bit, APSR); 484 __ Mrs(saved_nzcv_bits, APSR); 506 __ Mrs(nzcv_bits, APSR); 514 __ Mrs(q_bit, APSR); 522 __ Mrs(ge_bits, APSR);
|
H A D | test-simulator-cond-rd-rn-rm-q-a32.cc | 456 __ Mrs(saved_q_bit, APSR); 468 __ Mrs(saved_nzcv_bits, APSR); 490 __ Mrs(nzcv_bits, APSR); 498 __ Mrs(q_bit, APSR); 506 __ Mrs(ge_bits, APSR);
|
H A D | test-simulator-cond-rd-rn-rm-q-t32.cc | 456 __ Mrs(saved_q_bit, APSR); 468 __ Mrs(saved_nzcv_bits, APSR); 490 __ Mrs(nzcv_bits, APSR); 498 __ Mrs(q_bit, APSR); 506 __ Mrs(ge_bits, APSR);
|
H A D | test-simulator-cond-rd-rn-rm-sel-a32.cc | 449 __ Mrs(saved_q_bit, APSR); 461 __ Mrs(saved_nzcv_bits, APSR); 483 __ Mrs(nzcv_bits, APSR); 491 __ Mrs(q_bit, APSR); 499 __ Mrs(ge_bits, APSR);
|
H A D | test-simulator-cond-rd-rn-rm-sel-t32.cc | 449 __ Mrs(saved_q_bit, APSR); 461 __ Mrs(saved_nzcv_bits, APSR); 483 __ Mrs(nzcv_bits, APSR); 491 __ Mrs(q_bit, APSR); 499 __ Mrs(ge_bits, APSR);
|
H A D | test-simulator-cond-rd-operand-const-a32.cc | 518 __ Mrs(saved_q_bit, APSR); 532 __ Mrs(nzcv_bits, APSR);
|
H A D | test-simulator-cond-rd-operand-const-t32.cc | 633 __ Mrs(saved_q_bit, APSR); 647 __ Mrs(nzcv_bits, APSR);
|
H A D | test-simulator-cond-rd-operand-imm16-t32.cc | 471 __ Mrs(saved_q_bit, APSR); 485 __ Mrs(nzcv_bits, APSR);
|
H A D | test-simulator-cond-rd-operand-rn-a32.cc | 555 __ Mrs(saved_q_bit, APSR); 570 __ Mrs(nzcv_bits, APSR);
|
H A D | test-simulator-cond-rd-operand-rn-ror-amount-a32.cc | 620 __ Mrs(saved_q_bit, APSR); 635 __ Mrs(nzcv_bits, APSR);
|
H A D | test-simulator-cond-rd-operand-rn-ror-amount-t32.cc | 620 __ Mrs(saved_q_bit, APSR); 635 __ Mrs(nzcv_bits, APSR);
|
H A D | test-simulator-cond-rd-operand-rn-t32.cc | 555 __ Mrs(saved_q_bit, APSR); 570 __ Mrs(nzcv_bits, APSR);
|
H A D | test-simulator-cond-rd-operand-rn-shift-amount-1to31-a32.cc | 914 __ Mrs(saved_q_bit, APSR); 929 __ Mrs(nzcv_bits, APSR);
|
H A D | test-simulator-cond-rd-operand-rn-shift-amount-1to31-t32.cc | 914 __ Mrs(saved_q_bit, APSR); 929 __ Mrs(nzcv_bits, APSR);
|
H A D | test-simulator-cond-rd-operand-rn-shift-amount-1to32-a32.cc | 924 __ Mrs(saved_q_bit, APSR); 939 __ Mrs(nzcv_bits, APSR);
|
H A D | test-simulator-cond-rd-operand-rn-shift-amount-1to32-t32.cc | 924 __ Mrs(saved_q_bit, APSR); 939 __ Mrs(nzcv_bits, APSR);
|
H A D | test-simulator-cond-rdlow-operand-imm8-t32.cc | 1623 __ Mrs(saved_q_bit, APSR); 1637 __ Mrs(nzcv_bits, APSR);
|
H A D | test-simulator-cond-rd-rn-rm-a32.cc | 1560 __ Mrs(saved_q_bit, APSR); 1572 __ Mrs(saved_nzcv_bits, APSR); 1594 __ Mrs(nzcv_bits, APSR); 1602 __ Mrs(q_bit, APSR); 1610 __ Mrs(ge_bits, APSR);
|
H A D | test-simulator-cond-rd-rn-rm-t32.cc | 1558 __ Mrs(saved_q_bit, APSR); 1570 __ Mrs(saved_nzcv_bits, APSR); 1592 __ Mrs(nzcv_bits, APSR); 1600 __ Mrs(q_bit, APSR); 1608 __ Mrs(ge_bits, APSR);
|
H A D | test-simulator-cond-rd-rn-operand-rm-a32.cc | 1154 __ Mrs(saved_q_bit, APSR); 1170 __ Mrs(nzcv_bits, APSR);
|
H A D | test-simulator-cond-rd-rn-operand-rm-t32.cc | 1154 __ Mrs(saved_q_bit, APSR); 1170 __ Mrs(nzcv_bits, APSR);
|
/external/vixl/test/aarch64/ |
H A D | test-assembler-aarch64.cc | 9066 __ Mrs(x0, NZCV); 9069 __ Mrs(x1, NZCV); 9072 __ Mrs(x2, NZCV); 9075 __ Mrs(x3, NZCV); 9078 __ Mrs(x4, NZCV); 9081 __ Mrs(x5, NZCV); 9084 __ Mrs(x6, NZCV); 9087 __ Mrs(x7, NZCV); 9118 __ Mrs(x0, NZCV); 9121 __ Mrs(x [all...] |
H A D | test-utils-aarch64.cc | 470 __ Mrs(tmp, NZCV);
|