| /external/v8/src/compiler/arm64/ |
| H A D | code-generator-arm64.cc | 1023 __ Sdiv(i.OutputRegister(), i.InputRegister(0), i.InputRegister(1));
1026 __ Sdiv(i.OutputRegister32(), i.InputRegister32(0), i.InputRegister32(1));
1037 __ Sdiv(temp, i.InputRegister(0), i.InputRegister(1));
1044 __ Sdiv(temp, i.InputRegister32(0), i.InputRegister32(1));
|
| /external/swiftshader/third_party/subzero/src/ |
| H A D | IceInstARM32.h | 417 Sdiv, enumerator in enum:Ice::ARM32::InstARM32::InstKindARM32
1016 using InstARM32Sdiv = InstARM32ThreeAddrGPR<InstARM32::Sdiv>;
|
| H A D | IceConverter.cpp | 285 return convertArithInstruction(Instr, Ice::InstArithmetic::Sdiv);
|
| H A D | IceTargetLoweringARM32.cpp | 465 case InstArithmetic::Sdiv:
488 case InstArithmetic::Sdiv:
521 case InstArithmetic::Sdiv:
2917 case InstArithmetic::Sdiv:
3135 case InstArithmetic::Sdiv: {
3504 case InstArithmetic::Sdiv:
|
| H A D | IceTargetLoweringX86BaseImpl.h | 1961 case InstArithmetic::Sdiv:
2065 case InstArithmetic::Sdiv:
2189 case InstArithmetic::Sdiv:
2347 case InstArithmetic::Sdiv:
7364 case InstArithmetic::Sdiv:
7395 case InstArithmetic::Sdiv:
|
| H A D | IceTargetLoweringMIPS32.cpp | 377 case InstArithmetic::Sdiv:
2742 case InstArithmetic::Sdiv:
2945 case InstArithmetic::Sdiv: {
|
| H A D | WasmTranslator.cpp | 437 Control()->appendInst(InstArithmetic::create(Func, InstArithmetic::Sdiv,
|
| H A D | IceInstARM32.cpp | 3496 template class InstARM32ThreeAddrGPR<InstARM32::Sdiv>;
|
| H A D | PNaClTranslator.cpp | 1788 Op = Ice::InstArithmetic::Sdiv;
|
| /external/v8/src/arm64/ |
| H A D | macro-assembler-arm64-inl.h | 1089 void MacroAssembler::Sdiv(const Register& rd, function in class:v8::internal::MacroAssembler
|
| H A D | macro-assembler-arm64.h | 523 inline void Sdiv(const Register& rd, const Register& rn, const Register& rm);
|
| /external/v8/src/crankshaft/arm64/ |
| H A D | lithium-codegen-arm64.cc | 2582 __ Sdiv(result, dividend, divisor);
3597 __ Sdiv(result, dividend, divisor);
3910 __ Sdiv(result, dividend, divisor);
|
| /external/vixl/test/aarch64/ |
| H A D | test-assembler-aarch64.cc | 1653 __ Sdiv(w2, w16, w16);
1654 __ Sdiv(w3, w16, w17);
1655 __ Sdiv(w4, w17, w18);
1659 __ Sdiv(x7, x16, x16);
1660 __ Sdiv(x8, x16, x17);
1661 __ Sdiv(x9, x17, x18);
1664 __ Sdiv(w11, w19, w21);
1666 __ Sdiv(x13, x19, x21);
1668 __ Sdiv(x15, x20, x21);
1671 __ Sdiv(w2
[all...] |
| /external/vixl/src/aarch64/ |
| H A D | macro-assembler-aarch64.h | 1814 void Sdiv(const Register& rd, const Register& rn, const Register& rm) { function in class:vixl::aarch64::MacroAssembler
|
| /external/vixl/test/aarch32/ |
| H A D | test-simulator-cond-rd-rn-rm-a32.cc | 124 M(Sdiv) \
|
| H A D | test-simulator-cond-rd-rn-rm-t32.cc | 123 M(Sdiv) \
|
| /external/vixl/src/aarch32/ |
| H A D | macro-assembler-aarch32.h | 3420 void Sdiv(Condition cond, Register rd, Register rn, Register rm) { function in class:vixl::aarch32::MacroAssembler
3430 void Sdiv(Register rd, Register rn, Register rm) { Sdiv(al, rd, rn, rm); } function in class:vixl::aarch32::MacroAssembler
|
| /external/swiftshader/src/Reactor/ |
| H A D | SubzeroReactor.cpp | 745 return createArithmetic(Ice::InstArithmetic::Sdiv, lhs, rhs);
|