Searched defs:clk_name (Results 26 - 50 of 55) sorted by relevance

123

/drivers/clk/socfpga/
H A Dclk-gate.c193 const char *clk_name = node->name; local
236 of_property_read_string(node, "clock-output-names", &clk_name);
238 init.name = clk_name;
/drivers/clk/st/
H A Dclk-flexgen.c297 const char *clk_name; local
300 i, &clk_name)) {
307 if (*clk_name == '\0')
310 clk = clk_register_flexgen(clk_name, parents, num_parents,
H A Dclkgen-mux.c424 const char *clk_name; local
427 i, &clk_name))
433 if (*clk_name == '\0')
436 clk = clk_register_genamux(clk_name, parents, num_parents,
492 const char *parent_name, *clk_name; local
513 0, &clk_name))
516 clk = clk_register_divider_table(NULL, clk_name, parent_name, 0,
737 const char *clk_name; local
743 i, &clk_name))
749 if (*clk_name
[all...]
H A Dclkgen-pll.c396 const char *clk_name)
406 init.name = clk_name;
432 const char *clk_name)
436 clk = clk_register_fixed_factor(NULL, clk_name, parent_name, 0, 1, 2);
472 const char *clk_name; local
494 0, &clk_name))
502 reg + CLKGENAx_PLL0_OFFSET, clk_name);
508 1, &clk_name))
517 clk_name);
523 2, &clk_name))
393 clkgen_pll_register(const char *parent_name, struct clkgen_pll_data *pll_data, void __iomem *reg, const char *clk_name) argument
431 clkgen_c65_lsdiv_register(const char *parent_name, const char *clk_name) argument
687 const char *clk_name; local
729 const char *clk_name; local
[all...]
H A Dclkgen-fsyn.c1115 const char *clk_name; local
1118 fschan, &clk_name)) {
1125 if (*clk_name == '\0')
1128 clk = st_clk_register_quadfs_fsynth(clk_name, pll_name,
/drivers/clk/sunxi/
H A Dclk-factors.c169 const char *clk_name = node->name; local
186 clk_name = data->name;
188 of_property_read_string(node, "clock-output-names", &clk_name);
232 clk = clk_register_composite(NULL, clk_name,
240 clk_register_clkdev(clk, clk_name, NULL);
H A Dclk-sun6i-ar100.c175 const char *clk_name = np->name; local
199 of_property_read_string(np, "clock-output-names", &clk_name);
201 init.name = clk_name;
H A Dclk-sunxi.c555 const char *clk_name = node->name; local
566 of_property_read_string(node, "clock-output-names", &clk_name);
568 clk = clk_register_mux(NULL, clk_name, parents, i,
575 clk_register_clkdev(clk, clk_name, NULL);
646 const char *clk_name = node->name; local
654 of_property_read_string(node, "clock-output-names", &clk_name);
656 clk = clk_register_divider_table(NULL, clk_name, clk_parent, 0,
662 clk_register_clkdev(clk, clk_name, NULL);
829 const char *clk_name; local
852 j, &clk_name);
945 const char *clk_name; local
[all...]
/drivers/clk/
H A Dclk-highbank.c279 const char *clk_name = node->name; local
299 of_property_read_string(node, "clock-output-names", &clk_name);
301 init.name = clk_name;
H A Dclk-xgene.c168 const char *clk_name = np->full_name; local
177 of_property_read_string(np, "clock-output-names", &clk_name);
179 clk_name, of_clk_get_parent_name(np, 0),
183 clk_register_clkdev(clk, clk_name, NULL);
184 pr_debug("Add %s clock PLL\n", clk_name);
444 const char *clk_name = np->full_name; local
498 of_property_read_string(np, "clock-output-names", &clk_name);
500 clk = xgene_register_clk(NULL, clk_name,
504 pr_debug("Add %s clock\n", clk_name);
H A Dclk-axi-clkgen.c490 const char *clk_name; local
516 clk_name = pdev->dev.of_node->name;
518 &clk_name);
520 init.name = clk_name;
H A Dclk-nomadik.c514 const char *clk_name = np->name; local
523 __func__, clk_name);
527 clk = pll_clk_register(NULL, clk_name, parent_name, pll_id);
537 const char *clk_name = np->name; local
547 clk = clk_register_divider(NULL, clk_name, parent_name,
561 const char *clk_name = np->name; local
570 __func__, clk_name);
574 clk = src_clk_register(NULL, clk_name, parent_name, clk_id);
H A Dclk-vt8500.c237 const char *clk_name = node->name; local
277 of_property_read_string(node, "clock-output-names", &clk_name);
296 init.name = clk_name;
310 clk_register_clkdev(clk, clk_name, NULL);
655 const char *clk_name = node->name; local
675 of_property_read_string(node, "clock-output-names", &clk_name);
677 init.name = clk_name;
692 clk_register_clkdev(clk, clk_name, NULL);
H A Dclk.c2815 const char *clk_name; local
2845 &clk_name) < 0)
2846 clk_name = clkspec.np->name;
2849 return clk_name;
/drivers/gpu/drm/rcar-du/
H A Drcar_du_crtc.c544 char clk_name[5]; local
551 sprintf(clk_name, "du.%u", index);
552 name = clk_name;
/drivers/acpi/
H A Dacpi_lpss.c242 const char *parent, *clk_name; local
277 clk_name = kasprintf(GFP_KERNEL, "%s-div", devname);
278 if (!clk_name)
280 clk = clk_register_fractional_divider(NULL, clk_name, parent,
283 parent = clk_name;
285 clk_name = kasprintf(GFP_KERNEL, "%s-update", devname);
286 if (!clk_name) {
290 clk = clk_register_gate(NULL, clk_name, parent,
294 kfree(clk_name);
/drivers/gpu/drm/sti/
H A Dsti_gdp.c500 char *clk_name; local
504 clk_name = "pix_gdp1";
507 clk_name = "pix_gdp2";
510 clk_name = "pix_gdp3";
513 clk_name = "pix_gdp4";
520 gdp->clk_pix = devm_clk_get(layer->dev, clk_name);
522 DRM_ERROR("Cannot get %s clock\n", clk_name);
/drivers/rtc/
H A Drtc-sh.c593 char clk_name[6]; local
636 snprintf(clk_name, sizeof(clk_name), "rtc%d", clk_id);
638 rtc->clk = devm_clk_get(&pdev->dev, clk_name);
/drivers/clk/zynq/
H A Dclkc.c106 const char *clk_name, void __iomem *fclk_ctrl_reg,
127 mux_name = kasprintf(GFP_KERNEL, "%s_mux", clk_name);
130 div0_name = kasprintf(GFP_KERNEL, "%s_div0", clk_name);
133 div1_name = kasprintf(GFP_KERNEL, "%s_div1", clk_name);
150 clks[fclk] = clk_register_gate(NULL, clk_name,
224 char *clk_name; local
435 clk_name = kmalloc(tmp, GFP_KERNEL);
439 snprintf(clk_name, tmp, "mio_clk_%2.2d", i);
440 idx = of_property_match_string(np, "clock-names", clk_name);
447 kfree(clk_name);
105 zynq_clk_register_fclk(enum zynq_clk fclk, const char *clk_name, void __iomem *fclk_ctrl_reg, const char **parents, int enable) argument
[all...]
/drivers/media/platform/exynos4-is/
H A Dmedia-dev.c972 char clk_name[32]; local
980 snprintf(clk_name, sizeof(clk_name), "sclk_cam%u", i);
981 clock = clk_get(dev, clk_name);
984 dev_err(dev, "Failed to get clock: %s\n", clk_name);
1002 snprintf(clk_name, sizeof(clk_name), "pxl_async%u", i);
1003 clock = clk_get(dev, clk_name);
1006 clk_name);
/drivers/media/platform/soc_camera/
H A Dsoc_camera.c1349 char clk_name[V4L2_SUBDEV_NAME_SIZE]; local
1380 snprintf(clk_name, sizeof(clk_name), "%d-%04x",
1383 icd->clk = v4l2_clk_register(&soc_camera_clk_ops, clk_name, "mclk", icd);
1515 char clk_name[V4L2_SUBDEV_NAME_SIZE]; local
1561 snprintf(clk_name, sizeof(clk_name), "%d-%04x",
1564 icd->clk = v4l2_clk_register(&soc_camera_clk_ops, clk_name, "mclk", icd);
1620 char clk_name[V4L2_SUBDEV_NAME_SIZE]; local
1663 snprintf(clk_name, sizeo
[all...]
/drivers/net/irda/
H A Dsh_sir.c709 char clk_name[8]; local
736 snprintf(clk_name, sizeof(clk_name), "irda%d", pdev->id);
737 self->clk = clk_get(&pdev->dev, clk_name);
739 dev_err(&pdev->dev, "cannot get clock \"%s\"\n", clk_name);
/drivers/tty/serial/
H A Dsamsung.c1521 char clk_name[MAX_CLK_NAME_LENGTH]; local
1565 sprintf(clk_name, "clk_uart_baud%d", clk_sel);
1567 clk = clk_get(port->dev, clk_name);
/drivers/usb/gadget/udc/
H A Dm66592-udc.c1559 char clk_name[8]; local
1621 snprintf(clk_name, sizeof(clk_name), "usbf%d", pdev->id);
1622 m66592->clk = clk_get(&pdev->dev, clk_name);
1625 clk_name);
H A Dr8a66597-udc.c1858 char clk_name[8]; local
1901 snprintf(clk_name, sizeof(clk_name), "usb%d", pdev->id);
1902 r8a66597->clk = devm_clk_get(dev, clk_name);
1904 dev_err(dev, "cannot get clock \"%s\"\n", clk_name);

Completed in 690 milliseconds

123