Searched defs:mux_pllp_pllm_plld_plla_pllc_plld2_clkm (Results 1 - 1 of 1) sorted by last modified time

/drivers/clk/tegra/
H A Dclk-tegra-periph.c294 static const char *mux_pllp_pllm_plld_plla_pllc_plld2_clkm[] = { variable
485 MUX8("hdmi", mux_pllp_pllm_plld_plla_pllc_plld2_clkm, CLK_SOURCE_HDMI, 51, 0, tegra_clk_hdmi),
495 MUX8_NOGATE_LOCK("sor0_lvds", mux_pllp_pllm_plld_plla_pllc_plld2_clkm, CLK_SOURCE_SOR0, tegra_clk_sor0_lvds, &sor0_lock),
497 NODIV("disp1", mux_pllp_pllm_plld_plla_pllc_plld2_clkm, CLK_SOURCE_DISP1, 29, 7, 27, 0, tegra_clk_disp1, NULL),
498 NODIV("disp2", mux_pllp_pllm_plld_plla_pllc_plld2_clkm, CLK_SOURCE_DISP2, 29, 7, 26, 0, tegra_clk_disp2, NULL),

Completed in 14 milliseconds