Searched refs:PHASE_SR_TO_TCR (Results 1 - 8 of 8) sorted by relevance

/drivers/scsi/
H A DNCR5380.h215 #define PHASE_SR_TO_TCR(phase) ((phase) >> 2) macro
H A Dmac_scsi.c343 PHASE_SR_TO_TCR( NCR5380_read(STATUS_REG) ));
H A Dsun3_scsi.c348 PHASE_SR_TO_TCR( NCR5380_read(STATUS_REG) ));
H A Dsun3_scsi_vme.c317 PHASE_SR_TO_TCR( NCR5380_read(STATUS_REG) ));
H A DNCR5380.c1603 NCR5380_write(TARGET_COMMAND_REG, PHASE_SR_TO_TCR(p));
1721 NCR5380_write(TARGET_COMMAND_REG, PHASE_SR_TO_TCR(NCR5380_read(STATUS_REG) & PHASE_MASK));
1767 NCR5380_write(TARGET_COMMAND_REG, PHASE_SR_TO_TCR(tmp));
1842 NCR5380_write(TARGET_COMMAND_REG, PHASE_SR_TO_TCR(p));
2120 NCR5380_write(TARGET_COMMAND_REG, PHASE_SR_TO_TCR(tmp));
H A Datari_NCR5380.c1755 NCR5380_write(TARGET_COMMAND_REG, PHASE_SR_TO_TCR(p));
1881 NCR5380_write(TARGET_COMMAND_REG, PHASE_SR_TO_TCR(tmp));
1949 NCR5380_write(TARGET_COMMAND_REG, PHASE_SR_TO_TCR(p));
2029 NCR5380_write(TARGET_COMMAND_REG, PHASE_SR_TO_TCR(tmp));
2874 PHASE_SR_TO_TCR(NCR5380_read(STATUS_REG)));
H A Dsun3_NCR5380.c1701 NCR5380_write(TARGET_COMMAND_REG, PHASE_SR_TO_TCR(p));
1824 NCR5380_write(TARGET_COMMAND_REG, PHASE_SR_TO_TCR(tmp));
1994 NCR5380_write(TARGET_COMMAND_REG, PHASE_SR_TO_TCR(tmp));
2512 NCR5380_write(TARGET_COMMAND_REG, PHASE_SR_TO_TCR(PHASE_MSGIN));
2843 PHASE_SR_TO_TCR( NCR5380_read(STATUS_REG) ));
H A Datari_scsi.c836 PHASE_SR_TO_TCR(NCR5380_read(STATUS_REG)));

Completed in 50 milliseconds