/external/llvm/lib/Target/Mips/InstPrinter/ |
H A D | MipsInstPrinter.h | 33 enum CondCode { enum in namespace:llvm::Mips 73 const char *MipsFCCToString(Mips::CondCode CC);
|
/external/llvm/lib/Target/X86/ |
H A D | X86InstrInfo.h | 32 enum CondCode { enum in namespace:llvm::X86 62 unsigned GetCondBranchFromCond(CondCode CC); 65 CondCode getCondFromCMovOpc(unsigned Opc); 69 CondCode GetOppositeBranchCondition(X86::CondCode CC);
|
H A D | X86ISelLowering.cpp | 3391 /// TranslateX86CC - do a one to one translation of a ISD::CondCode to the X86 3394 static unsigned TranslateX86CC(ISD::CondCode SetCCOpcode, bool isFP, 5659 ISD::CondCode CC = cast<CondCodeSDNode>(In.getOperand(2))->get(); 9524 SDValue X86TargetLowering::LowerToBT(SDValue And, ISD::CondCode CC, 9585 X86::CondCode Cond = CC == ISD::SETEQ ? X86::COND_AE : X86::COND_B; 9593 /// \brief - Turns an ISD::CondCode into a value suitable for SSE floating point 9595 static int translateX86FSETCC(ISD::CondCode SetCCOpcode, SDValue &Op0, 9675 ISD::CondCode SetCCOpcode = cast<CondCodeSDNode>(CC)->get(); 9852 ISD::CondCode CC = cast<CondCodeSDNode>(Op.getOperand(2))->get(); 9877 X86::CondCode CCod 9985 unsigned CondCode =cast<ConstantSDNode>(Cond.getOperand(0))->getZExtValue(); local 10118 unsigned CondCode = cast<ConstantSDNode>(CC)->getZExtValue(); local [all...] |
/external/llvm/lib/Target/XCore/ |
H A D | XCoreInstrInfo.cpp | 32 enum CondCode { enum in namespace:llvm::XCore 130 static XCore::CondCode GetCondFromBranchOpc(unsigned BrOpc) 143 static inline unsigned GetCondBranchFromCond(XCore::CondCode CC) 154 static inline XCore::CondCode GetOppositeBranchCondition(XCore::CondCode CC) 214 XCore::CondCode BranchCode = GetCondFromBranchOpc(LastInst->getOpcode()); 236 XCore::CondCode BranchCode = GetCondFromBranchOpc(SecondLastOpc); 290 unsigned Opc = GetCondBranchFromCond((XCore::CondCode)Cond[0].getImm()); 299 unsigned Opc = GetCondBranchFromCond((XCore::CondCode)Cond[0].getImm()); 395 Cond[0].setImm(GetOppositeBranchCondition((XCore::CondCode)Con [all...] |
/external/llvm/lib/Target/PowerPC/ |
H A D | PPCISelDAGToDAG.cpp | 113 SDValue SelectCC(SDValue LHS, SDValue RHS, ISD::CondCode CC, SDLoc dl); 472 ISD::CondCode CC, SDLoc dl) { 569 static PPC::Predicate getPredicateForSetCC(ISD::CondCode CC) { 600 static unsigned getCRIdxForSetCC(ISD::CondCode CC, bool &Invert) { 632 static unsigned int getVCmpInst(MVT::SimpleValueType VecVT, ISD::CondCode CC) { 714 ISD::CondCode CC = cast<CondCodeSDNode>(N->getOperand(2))->get(); 1181 ISD::CondCode CC = cast<CondCodeSDNode>(N->getOperand(4))->get(); 1244 ISD::CondCode CC = cast<CondCodeSDNode>(N->getOperand(1))->get(); 1245 SDValue CondCode = SelectCC(N->getOperand(2), N->getOperand(3), CC, dl); local 1246 SDValue Ops[] = { getI32Imm(getPredicateForSetCC(CC)), CondCode, [all...] |
/external/llvm/include/llvm/CodeGen/ |
H A D | ISDOpcodes.h | 696 /// ISD::CondCode enum - These are ordered carefully to make the bitfields 709 enum CondCode { enum in namespace:llvm::ISD 742 inline bool isSignedIntSetCC(CondCode Code) { 748 inline bool isUnsignedIntSetCC(CondCode Code) { 755 inline bool isTrueWhenEqual(CondCode Cond) { 763 inline unsigned getUnorderedFlavor(CondCode Cond) { 769 CondCode getSetCCInverse(CondCode Operation, bool isInteger); 773 CondCode getSetCCSwappedOperands(CondCode Operatio [all...] |
/external/llvm/lib/Target/AArch64/AsmParser/ |
H A D | AArch64AsmParser.cpp | 203 struct CondCodeOp CondCode; member in union:__anon22264::AArch64Operand::__anon22265 242 return CondCode.Code; 773 Op->CondCode.Code = Code; 1443 A64CC::CondCodes CondCode = A64StringToCondCode(Tok); local 1445 if (CondCode == A64CC::Invalid) 1452 Operands.push_back(AArch64Operand::CreateCondCode(CondCode, S, E)); 2252 OS << "<CondCode: " << CondCode.Code << ">";
|
/external/llvm/lib/Target/AArch64/ |
H A D | AArch64ISelLowering.cpp | 628 unsigned CondCode = MI->getOperand(3).getImm(); local 654 .addImm(CondCode) 1595 static A64CC::CondCodes IntCCToA64CC(ISD::CondCode CC) { 1623 ISD::CondCode CC, SDValue &A64cc, 1678 A64CC::CondCodes CondCode = IntCCToA64CC(CC); local 1679 A64cc = DAG.getConstant(CondCode, MVT::i32); 1684 static A64CC::CondCodes FPCCToA64CC(ISD::CondCode CC, 1686 A64CC::CondCodes CondCode = A64CC::Invalid; local 1692 case ISD::SETOEQ: CondCode = A64CC::EQ; break; 1694 case ISD::SETOGT: CondCode 1804 A64CC::CondCodes CondCode, Alternative = A64CC::Invalid; local 2249 A64CC::CondCodes CondCode, Alternative = A64CC::Invalid; local 2537 A64CC::CondCodes CondCode, Alternative = A64CC::Invalid; local [all...] |
/external/llvm/lib/Target/ARM/ |
H A D | ARMBaseInstrInfo.cpp | 1709 unsigned CondCode = MI->getOperand(3).getImm(); local 1711 NewMI.addImm(ARMCC::getOppositeCondition(ARMCC::CondCodes(CondCode))); 1713 NewMI.addImm(CondCode);
|
H A D | ARMISelLowering.cpp | 1179 static ARMCC::CondCodes IntCCToARMCC(ISD::CondCode CC) { 1196 static void FPCCToARMCC(ISD::CondCode CC, ARMCC::CondCodes &CondCode, argument 1202 case ISD::SETOEQ: CondCode = ARMCC::EQ; break; 1204 case ISD::SETOGT: CondCode = ARMCC::GT; break; 1206 case ISD::SETOGE: CondCode = ARMCC::GE; break; 1207 case ISD::SETOLT: CondCode = ARMCC::MI; break; 1208 case ISD::SETOLE: CondCode = ARMCC::LS; break; 1209 case ISD::SETONE: CondCode = ARMCC::MI; CondCode2 = ARMCC::GT; break; 1210 case ISD::SETO: CondCode 3079 ARMCC::CondCodes CondCode = IntCCToARMCC(CC); local 3196 ARMCC::CondCodes CondCode, CondCode2; local 3324 ARMCC::CondCodes CondCode = IntCCToARMCC(CC); local 3360 ARMCC::CondCodes CondCode, CondCode2; local [all...] |
/external/chromium_org/third_party/mesa/src/src/gallium/drivers/nv50/codegen/ |
H A D | nv50_ir.h | 168 enum CondCode enum in namespace:nv50_ir 587 bool compare(CondCode cc, float fval) const; 629 bool setPredicate(CondCode ccode, Value *); 679 CondCode cc; 826 void setCondition(CondCode cond) { setCond = cond; } 827 CondCode getCondition() const { return setCond; } 830 CondCode setCond;
|
/external/mesa3d/src/gallium/drivers/nv50/codegen/ |
H A D | nv50_ir.h | 168 enum CondCode enum in namespace:nv50_ir 587 bool compare(CondCode cc, float fval) const; 629 bool setPredicate(CondCode ccode, Value *); 679 CondCode cc; 826 void setCondition(CondCode cond) { setCond = cond; } 827 CondCode getCondition() const { return setCond; } 830 CondCode setCond;
|