Searched defs:Cycles (Results 1 - 6 of 6) sorted by relevance
/external/llvm/lib/Target/X86/ |
H A D | X86PadShortFunction.cpp | 42 // Cycles - Number of cycles until return if HasReturn is true, otherwise 44 unsigned int Cycles; member in struct:__anon26201::VisitedBBInfo 46 VisitedBBInfo() : HasReturn(false), Cycles(0) {} 47 VisitedBBInfo(bool HasReturn, unsigned int Cycles) argument 48 : HasReturn(HasReturn), Cycles(Cycles) {} 64 unsigned int Cycles = 0); 67 unsigned int &Cycles); 118 unsigned int Cycles = 0; local 124 Cycles 149 findReturns(MachineBasicBlock *MBB, unsigned int Cycles) argument 173 cyclesUntilReturn(MachineBasicBlock *MBB, unsigned int &Cycles) argument [all...] |
/external/llvm/lib/CodeGen/ |
H A D | TargetSchedule.cpp | 96 static unsigned capLatency(int Cycles) { argument 97 return Cycles >= 0 ? Cycles : 1000; 195 unsigned Latency = capLatency(WLEntry->Cycles); 246 Latency = std::max(Latency, capLatency(WLEntry->Cycles));
|
H A D | MachineScheduler.cpp | 1612 RemainingCounts[PIdx] += (Factor * PI->Cycles); 1649 getNextResourceCycle(unsigned PIdx, unsigned Cycles) { argument 1656 NextUnreserved += Cycles; 1689 unsigned NRCycle = getNextResourceCycle(PI->ProcResourceIdx, PI->Cycles); 1692 MaxObservedStall = std::max(PI->Cycles, MaxObservedStall); 1840 /// \param Cycles indicates the number of consecutive (non-pipelined) cycles 1846 countResource(unsigned PIdx, unsigned Cycles, unsigned NextCycle) { argument 1848 unsigned Count = Factor * Cycles; 1850 << " +" << Cycles << "x" << Factor << "u\n"); 1866 unsigned NextAvailable = getNextResourceCycle(PIdx, Cycles); [all...] |
/external/llvm/include/llvm/CodeGen/ |
H A D | MachineTraceMetrics.h | 278 return TE.Cycles.lookup(MI); 296 DenseMap<const MachineInstr*, InstrCycles> Cycles; member in class:llvm::MachineTraceMetrics::Ensemble 360 // Cycles consumed on each processor resource per block.
|
/external/llvm/include/llvm/MC/ |
H A D | MCSchedule.h | 57 unsigned Cycles; member in struct:llvm::MCWriteProcResEntry 60 return ProcResourceIdx == Other.ProcResourceIdx && Cycles == Other.Cycles; 70 int Cycles; member in struct:llvm::MCWriteLatencyEntry 74 return Cycles == Other.Cycles && WriteResourceID == Other.WriteResourceID; 89 int Cycles; member in struct:llvm::MCReadAdvanceEntry 93 && Cycles == Other.Cycles;
|
/external/llvm/utils/TableGen/ |
H A D | SubtargetEmitter.cpp | 90 void ExpandProcResources(RecVec &PRVec, std::vector<int64_t> &Cycles, 307 int Cycles = Stage->getValueAsInt("Cycles"); local 308 ItinString += " { " + itostr(Cycles) + ", "; 781 std::vector<int64_t> &Cycles, 784 Cycles.resize(PRVec.size(), 1); 803 Cycles.push_back(Cycles[i]); 822 Cycles.push_back(Cycles[ 780 ExpandProcResources(RecVec &PRVec, std::vector<int64_t> &Cycles, const CodeGenProcModel &PM) argument 961 std::vector<int64_t> Cycles = local [all...] |
Completed in 132 milliseconds