Searched refs:UADDO (Results 1 - 22 of 22) sorted by relevance

/external/swiftshader/third_party/LLVM/include/llvm/CodeGen/
H A DISDOpcodes.h226 SADDO, UADDO, enumerator in enum:llvm::ISD::NodeType
H A DSelectionDAG.h905 case ISD::UADDO:
/external/llvm/include/llvm/CodeGen/
H A DISDOpcodes.h232 SADDO, UADDO, enumerator in enum:llvm::ISD::NodeType
H A DSelectionDAG.h1183 case ISD::UADDO:
/external/llvm/lib/CodeGen/SelectionDAG/
H A DLegalizeIntegerTypes.cpp134 case ISD::UADDO:
744 unsigned Opcode = N->getOpcode() == ISD::UADDO ? ISD::ADD : ISD::SUB;
1399 case ISD::UADDO:
1762 ISD::UADDO : ISD::USUBO,
1770 Lo = DAG.getNode(ISD::UADDO, dl, VTList, LoOps);
2527 SDValue Sum = DAG.getNode(N->getOpcode() == ISD::UADDO ?
2535 N->getOpcode () == ISD::UADDO ?
H A DSelectionDAGDumper.cpp229 case ISD::UADDO: return "uaddo";
H A DLegalizeDAG.cpp3357 case ISD::UADDO:
3361 SDValue Sum = DAG.getNode(Node->getOpcode() == ISD::UADDO ?
3369 = Node->getOpcode() == ISD::UADDO ? ISD::SETULT : ISD::SETUGT;
H A DSelectionDAG.cpp2125 case ISD::UADDO:
2616 case ISD::UADDO:
H A DSelectionDAGBuilder.cpp5507 case Intrinsic::uadd_with_overflow: Op = ISD::UADDO; break;
H A DDAGCombiner.cpp2671 return DAG.getNode(ISD::UADDO, SDLoc(N), N->getVTList(),
/external/swiftshader/third_party/LLVM/lib/CodeGen/SelectionDAG/
H A DLegalizeIntegerTypes.cpp116 case ISD::UADDO:
620 unsigned Opcode = N->getOpcode() == ISD::UADDO ? ISD::ADD : ISD::SUB;
1154 case ISD::UADDO:
2226 SDValue Sum = DAG.getNode(N->getOpcode() == ISD::UADDO ?
2234 N->getOpcode () == ISD::UADDO ?
H A DLegalizeDAG.cpp858 case ISD::UADDO:
3585 case ISD::UADDO:
3589 SDValue Sum = DAG.getNode(Node->getOpcode() == ISD::UADDO ?
3594 Node->getOpcode () == ISD::UADDO ?
H A DSelectionDAG.cpp1734 case ISD::UADDO:
2169 case ISD::UADDO:
6019 case ISD::UADDO: return "uaddo";
H A DDAGCombiner.cpp2180 return DAG.getNode(ISD::UADDO, N->getDebugLoc(), N->getVTList(),
H A DSelectionDAGBuilder.cpp5083 return implVisitAluOverflow(I, ISD::UADDO);
/external/llvm/lib/Target/AMDGPU/
H A DR600ISelLowering.cpp136 setOperationAction(ISD::UADDO, MVT::i32, Custom);
622 case ISD::UADDO: return LowerUADDSUBO(Op, DAG, ISD::ADD, AMDGPUISD::CARRY);
/external/llvm/lib/CodeGen/
H A DTargetLoweringBase.cpp881 setOperationAction(ISD::UADDO, VT, Expand);
/external/llvm/lib/Target/Hexagon/
H A DHexagonISelLowering.cpp1853 setOperationAction(ISD::UADDO, VT, Expand);
1938 ISD::SUBC, ISD::SADDO, ISD::UADDO, ISD::SSUBO, ISD::USUBO,
/external/llvm/lib/Target/AArch64/
H A DAArch64ISelLowering.cpp241 setOperationAction(ISD::UADDO, MVT::i32, Custom);
242 setOperationAction(ISD::UADDO, MVT::i64, Custom);
1631 case ISD::UADDO:
2343 case ISD::UADDO:
3638 (Opc == ISD::SADDO || Opc == ISD::UADDO || Opc == ISD::SSUBO ||
4087 (Opc == ISD::SADDO || Opc == ISD::UADDO || Opc == ISD::SSUBO ||
/external/llvm/lib/Target/ARM/
H A DARMISelLowering.cpp721 setOperationAction(ISD::UADDO, MVT::i32, Custom);
3534 case ISD::UADDO:
3587 (Opc == ISD::SADDO || Opc == ISD::UADDO || Opc == ISD::SSUBO ||
7211 case ISD::UADDO:
/external/llvm/lib/Target/X86/
H A DX86ISelLowering.cpp1585 setOperationAction(ISD::UADDO, VT, Custom);
15904 CondOpcode == ISD::UADDO || CondOpcode == ISD::SADDO ||
15913 case ISD::UADDO: X86Opcode = X86ISD::ADD; X86Cond = X86::COND_B; break;
16546 Cond.getOperand(0).getOpcode() == ISD::UADDO ||
16592 // e.g. SADDO, UADDO.
16600 if (CondOpcode == ISD::UADDO || CondOpcode == ISD::SADDO ||
16613 case ISD::UADDO: X86Opcode = X86ISD::ADD; X86Cond = X86::COND_B; break;
20488 // set CF, so we can't do this for UADDO.
20497 case ISD::UADDO:
21745 case ISD::UADDO
[all...]
/external/swiftshader/third_party/LLVM/lib/Target/X86/
H A DX86ISelLowering.cpp1119 setOperationAction(ISD::UADDO, VT, Custom);
8823 // e.g. SADDO, UADDO.
10057 // set CF, so we can't do this for UADDO.
10067 case ISD::UADDO:
10442 case ISD::UADDO:

Completed in 504 milliseconds