/external/llvm/lib/CodeGen/ |
H A D | AntiDepBreaker.h | 61 /// other machine instruction to use NewReg. 62 void UpdateDbgValue(MachineInstr *MI, unsigned OldReg, unsigned NewReg) { argument 65 MI->getOperand(0).setReg(NewReg);
|
H A D | CriticalAntiDepBreaker.cpp | 319 // be replaced by NewReg. Return true if any of their parent instructions may 324 // the two-address instruction also defines NewReg, as may happen with 328 // both NewReg and AntiDepReg covers it. 332 unsigned NewReg) 338 // operands, in case they may be assigned to NewReg. In this case antidep 343 // Handle cases in which this instructions defines NewReg. 348 if (CheckOper.isRegMask() && CheckOper.clobbersPhysReg(NewReg)) 352 CheckOper.getReg() != NewReg) 355 // Don't allow the instruction to define NewReg and AntiDepReg. 361 // NewReg 330 isNewRegClobberedByRefs(RegRefIter RegRefBegin, RegRefIter RegRefEnd, unsigned NewReg) argument 383 unsigned NewReg = Order[i]; local [all...] |
H A D | MachineSSAUpdater.cpp | 234 void MachineSSAUpdater::ReplaceRegWith(unsigned OldReg, unsigned NewReg) { argument 235 MRI->replaceRegWith(OldReg, NewReg); 241 I->second = NewReg;
|
H A D | MachineCSE.cpp | 500 unsigned NewReg = CSMI->getOperand(i).getReg(); local 506 if (OldReg == NewReg) { 512 TargetRegisterInfo::isVirtualRegister(NewReg) && 515 if (!isProfitableToCSE(NewReg, OldReg, CSMI, MI)) { 524 if (!MRI->constrainRegClass(NewReg, OldRC)) { 530 CSEPairs.push_back(std::make_pair(OldReg, NewReg));
|
H A D | StrongPHIElimination.cpp | 139 // Merges the live interval of Reg into NewReg and renames Reg to NewReg 140 // everywhere that Reg appears. Requires Reg and NewReg to have non- 142 void MergeLIsAndRename(unsigned Reg, unsigned NewReg); 310 unsigned NewReg = RegRenamingMap[SrcColor]; local 311 if (!NewReg) { 312 NewReg = SrcReg; 315 MergeLIsAndRename(SrcReg, NewReg); 319 MergeLIsAndRename(DestReg, NewReg); 323 MergeLIsAndRename(SrcReg, NewReg); 342 unsigned NewReg = RegRenamingMap[DestColor]; local 797 MergeLIsAndRename(unsigned Reg, unsigned NewReg) argument [all...] |
H A D | TailDuplication.cpp | 84 void AddSSAUpdateEntry(unsigned OrigReg, unsigned NewReg, 369 void TailDuplicatePass::AddSSAUpdateEntry(unsigned OrigReg, unsigned NewReg, argument 373 LI->second.push_back(std::make_pair(BB, NewReg)); 376 Vals.push_back(std::make_pair(BB, NewReg)); 434 unsigned NewReg = MRI->createVirtualRegister(RC); local 435 MO.setReg(NewReg); 436 LocalVRMap.insert(std::make_pair(Reg, NewReg)); 438 AddSSAUpdateEntry(Reg, NewReg, PredBB);
|
H A D | LiveDebugVariables.cpp | 250 /// renameRegister - Update locations to rewrite OldReg as NewReg:SubIdx. 251 void renameRegister(unsigned OldReg, unsigned NewReg, unsigned SubIdx, 337 /// renameRegister - Replace all references to OldReg with NewReg:SubIdx. 338 void renameRegister(unsigned OldReg, unsigned NewReg, unsigned SubIdx); 718 renameRegister(unsigned OldReg, unsigned NewReg, unsigned SubIdx, argument 725 if (TargetRegisterInfo::isPhysicalRegister(NewReg)) 726 Loc.substPhysReg(NewReg, *TRI); 728 Loc.substVirtReg(NewReg, SubIdx, *TRI); 734 renameRegister(unsigned OldReg, unsigned NewReg, unsigned SubIdx) { argument 739 if (TargetRegisterInfo::isVirtualRegister(NewReg)) 751 renameRegister(unsigned OldReg, unsigned NewReg, unsigned SubIdx) argument [all...] |
H A D | RegisterCoalescer.cpp | 585 unsigned NewReg = NewDstMO.getReg(); local 586 if (NewReg != IntB.reg || !NewDstMO.isKill()) 649 UseMO.setReg(NewReg); 658 if (TargetRegisterInfo::isPhysicalRegister(NewReg)) 659 UseMO.substPhysReg(NewReg, *TRI); 661 UseMO.setReg(NewReg);
|
H A D | TwoAddressInstructionPass.cpp | 639 unsigned NewReg = 0; local 642 NewReg, IsDstPhys)) { 652 VirtRegPairs.push_back(NewReg); 655 bool isNew = SrcRegMap.insert(std::make_pair(NewReg, Reg)).second; 657 assert(SrcRegMap[NewReg] == Reg && "Can't map to two src registers!"); 658 VirtRegPairs.push_back(NewReg); 659 Reg = NewReg;
|
/external/clang/lib/StaticAnalyzer/Core/ |
H A D | ExprEngineCXX.cpp | 235 const MemRegion *NewReg = cast<loc::MemRegionVal>(symVal).getRegion(); local 238 getStoreManager().GetElementZeroRegion(NewReg, ObjTy);
|
/external/llvm/include/llvm/Target/ |
H A D | TargetRegisterInfo.h | 624 virtual void UpdateRegAllocHint(unsigned Reg, unsigned NewReg, argument
|
/external/llvm/lib/Target/ARM/ |
H A D | ARMBaseRegisterInfo.cpp | 457 ARMBaseRegisterInfo::UpdateRegAllocHint(unsigned Reg, unsigned NewReg, argument 472 MRI->setRegAllocationHint(OtherReg, Hint.first, NewReg);
|
H A D | ARMBaseInstrInfo.cpp | 2331 unsigned NewReg = MRI->createVirtualRegister(MRI->getRegClass(Reg)); local 2334 get(NewUseOpc), NewReg) 2338 UseMI->getOperand(1).setReg(NewReg);
|
/external/llvm/lib/Target/Hexagon/ |
H A D | HexagonInstrInfo.cpp | 460 unsigned NewReg = RegInfo.createVirtualRegister(TRC); local 461 return NewReg;
|
/external/llvm/utils/TableGen/ |
H A D | CodeGenRegisters.cpp | 626 Record *NewReg = new Record(Name, Def->getLoc(), Def->getRecords()); local 627 Elts.insert(NewReg); 631 NewReg->addSuperClass(Proto->getSuperClasses()[i]); 638 if (NewReg->getValue(RV.getNameInit())) 662 NewReg->addValue(*Def->getValue(Field)); 671 NewReg->addValue(*DefRV); 676 NewReg->addValue(RV);
|