Searched defs:imm (Results 1 - 25 of 56) sorted by path

123

/external/clang/lib/Headers/
H A Davxintrin.h430 _mm256_extract_epi32(__m256i a, int const imm) argument
433 return b[imm];
437 _mm256_extract_epi16(__m256i a, int const imm) argument
440 return b[imm];
444 _mm256_extract_epi8(__m256i a, int const imm) argument
447 return b[imm];
452 _mm256_extract_epi64(__m256i a, const int imm) argument
455 return b[imm];
476 _mm256_insert_epi32(__m256i a, int b, int const imm) argument
479 c[imm
484 _mm256_insert_epi16(__m256i a, int b, int const imm) argument
492 _mm256_insert_epi8(__m256i a, int b, int const imm) argument
501 _mm256_insert_epi64(__m256i a, int b, int const imm) argument
[all...]
H A Demmintrin.h1250 _mm_extract_epi16(__m128i a, int imm) argument
1253 return (unsigned short)b[imm];
1257 _mm_insert_epi16(__m128i a, int b, int imm) argument
1260 c[imm & 7] = b;
1270 #define _mm_shuffle_epi32(a, imm) __extension__ ({ \
1273 (imm) & 0x3, ((imm) & 0xc) >> 2, \
1274 ((imm) & 0x30) >> 4, ((imm) & 0xc0) >> 6); })
1276 #define _mm_shufflelo_epi16(a, imm) __extension_
[all...]
/external/clang/lib/include/
H A Davxintrin.h430 _mm256_extract_epi32(__m256i a, int const imm) argument
433 return b[imm];
437 _mm256_extract_epi16(__m256i a, int const imm) argument
440 return b[imm];
444 _mm256_extract_epi8(__m256i a, int const imm) argument
447 return b[imm];
452 _mm256_extract_epi64(__m256i a, const int imm) argument
455 return b[imm];
476 _mm256_insert_epi32(__m256i a, int b, int const imm) argument
479 c[imm
484 _mm256_insert_epi16(__m256i a, int b, int const imm) argument
492 _mm256_insert_epi8(__m256i a, int b, int const imm) argument
501 _mm256_insert_epi64(__m256i a, int b, int const imm) argument
[all...]
H A Demmintrin.h1250 _mm_extract_epi16(__m128i a, int imm) argument
1253 return (unsigned short)b[imm];
1257 _mm_insert_epi16(__m128i a, int b, int imm) argument
1260 c[imm & 7] = b;
1270 #define _mm_shuffle_epi32(a, imm) __extension__ ({ \
1273 (imm) & 0x3, ((imm) & 0xc) >> 2, \
1274 ((imm) & 0x30) >> 4, ((imm) & 0xc0) >> 6); })
1276 #define _mm_shufflelo_epi16(a, imm) __extension_
[all...]
/external/llvm/lib/Target/ARM/Disassembler/
H A DARMDisassembler.cpp1122 uint32_t imm = Val & 0xFF; local
1124 uint32_t rot_imm = (imm >> rot) | (imm << ((32-rot) & 0x1F));
1135 unsigned imm = fieldFromInstruction(Val, 7, 5); local
1157 if (Shift == ARM_AM::ror && imm == 0)
1160 unsigned Op = Shift | (imm << 3);
1300 unsigned imm = fieldFromInstruction(Insn, 0, 8); local
1382 imm = ARM_AM::getAM5Opc(U ? ARM_AM::add : ARM_AM::sub, imm);
1383 Inst.addOperand(MCOperand::CreateImm(imm));
1445 unsigned imm = fieldFromInstruction(Insn, 0, 12); local
1526 unsigned imm = ARM_AM::getAM2Opc(Op, amt, Opc, idx_mode); local
1548 unsigned imm = fieldFromInstruction(Val, 7, 5); local
1590 unsigned imm = fieldFromInstruction(Insn, 8, 4); local
1972 unsigned imm = 0; local
1997 unsigned imm = 0; local
2050 unsigned imm = fieldFromInstruction(Val, 0, 12); local
2071 unsigned imm = fieldFromInstruction(Val, 0, 8); local
2093 unsigned imm = (fieldFromInstruction(Insn, 0, 11) << 0) | local
2110 unsigned imm = fieldFromInstruction(Insn, 0, 24) << 2; local
2884 unsigned imm = fieldFromInstruction(Insn, 0, 4); local
3007 unsigned imm = fieldFromInstruction(Insn, 0, 8); local
3070 unsigned imm = fieldFromInstruction(Val, 3, 5); local
3081 unsigned imm = Val << 2; local
3103 unsigned imm = fieldFromInstruction(Val, 0, 2); local
3153 int imm = fieldFromInstruction(Insn, 0, 12); local
3174 int imm = Val & 0xFF; local
3188 unsigned imm = fieldFromInstruction(Val, 0, 9); local
3203 unsigned imm = fieldFromInstruction(Val, 0, 8); local
3215 int imm = Val & 0xFF; local
3231 unsigned imm = fieldFromInstruction(Val, 0, 9); local
3292 unsigned imm = fieldFromInstruction(Val, 0, 12); local
3304 unsigned imm = fieldFromInstruction(Insn, 0, 7); local
3433 unsigned imm = fieldFromInstruction(Insn, 0, 4); local
3459 unsigned imm = fieldFromInstruction(Val, 0, 8); local
3478 unsigned imm = (unrot >> rot) | (unrot << ((32-rot)&31)); local
3589 unsigned imm = fieldFromInstruction(Insn, 0, 12); local
3614 unsigned imm = fieldFromInstruction(Insn, 0, 12); local
3642 unsigned imm = fieldFromInstruction(Insn, 0, 12); local
3667 unsigned imm = fieldFromInstruction(Insn, 0, 12); local
4441 unsigned imm = fieldFromInstruction(Insn, 16, 6); local
4469 unsigned imm = fieldFromInstruction(Insn, 16, 6); local
[all...]
/external/llvm/lib/Target/ARM/InstPrinter/
H A DARMInstPrinter.cpp31 static unsigned translateShiftImm(unsigned imm) { argument
32 if (imm == 0)
34 return imm;
/external/llvm/lib/Target/MBlaze/
H A DMBlazeISelDAGToDAG.cpp119 /// can be more efficiently represented with [r+imm].
127 int32_t imm = 0;
129 if (isIntS32Immediate(N.getOperand(1), imm))
145 /// a signed 32-bit displacement [r+imm], and if it is not better
154 int32_t imm = 0; local
155 if (isIntS32Immediate(N.getOperand(1), imm)) {
156 Disp = CurDAG->getTargetConstant(imm, MVT::i32);
209 SDValue imm = CurDAG->getTargetConstant(0, MVT::i32); local
215 return CurDAG->SelectNodeTo(Node, Opc, VT, TFI, imm);
216 return CurDAG->getMachineNode(Opc, dl, VT, TFI, imm);
[all...]
/external/llvm/lib/Target/MBlaze/MCTargetDesc/
H A DMBlazeMCCodeEmitter.cpp86 void EmitIMM(const MCOperand &imm, unsigned &CurByte, raw_ostream &OS) const;
124 EmitIMM(const MCOperand &imm, unsigned &CurByte, raw_ostream &OS) const { argument
125 int32_t val = (int32_t)imm.getImm();
/external/llvm/lib/Target/PowerPC/
H A DPPCISelLowering.cpp867 /// can be more efficiently represented with [r+imm].
871 short imm = 0; local
873 if (isIntS16Immediate(N.getOperand(1), imm))
882 if (isIntS16Immediate(N.getOperand(1), imm))
910 /// a signed 16-bit displacement [r+imm], and if it is not better
922 short imm = 0; local
923 if (isIntS16Immediate(N.getOperand(1), imm)) {
924 Disp = DAG.getTargetConstant((int)imm & 0xFFFF, MVT::i32);
944 short imm = 0; local
945 if (isIntS16Immediate(N.getOperand(1), imm)) {
1036 short imm = 0; local
1057 short imm = 0; local
[all...]
/external/qemu/
H A Darm-dis.c1776 int imm; local
1778 imm = (given & 0xf) | ((given & 0xe0) >> 1);
1780 /* Is ``imm'' a negative number? */
1781 if (imm & 0x40)
1782 imm |= (-1 << 7);
1784 func (stream, "%d", imm);
2985 int imm; local
2987 imm = (given & 0xf) | ((given & 0xfff00) >> 4);
2988 func (stream, "%d", imm);
3179 long imm local
3369 unsigned int bits = 0, imm, imm8, mod; local
3392 unsigned int imm = 0; local
3403 unsigned int imm = 0; local
3415 unsigned int imm = 0; local
[all...]
/external/qemu/target-arm/
H A Dtranslate.c4427 uint32_t imm, mask; local
4876 imm = (uint8_t) shift;
4877 imm |= imm << 8;
4878 imm |= imm << 16;
4881 imm = (uint16_t) shift;
4882 imm |= imm << 16;
4886 imm
7781 uint32_t insn, imm, shift, offset; local
[all...]
/external/qemu/target-mips/
H A Dtranslate.c1251 int rt, int rs, int16_t imm)
1253 target_ulong uimm = (target_long)imm; /* Sign extend to 32/64 bits */
1254 const char *opn = "imm arith";
1337 static void gen_logic_imm (CPUState *env, uint32_t opc, int rt, int rs, int16_t imm) argument
1340 const char *opn = "imm logic";
1347 uimm = (uint16_t)imm;
1371 tcg_gen_movi_tl(cpu_gpr[rt], imm << 16);
1379 static void gen_slt_imm (CPUState *env, uint32_t opc, int rt, int rs, int16_t imm) argument
1381 target_ulong uimm = (target_long)imm; /* Sign extend to 32/64 bits */
1382 const char *opn = "imm arit
1250 gen_arith_imm(CPUState *env, DisasContext *ctx, uint32_t opc, int rt, int rs, int16_t imm) argument
1407 gen_shift_imm(CPUState *env, DisasContext *ctx, uint32_t opc, int rt, int rs, int16_t imm) argument
2355 gen_trap(DisasContext *ctx, uint32_t opc, int rs, int rt, int16_t imm) argument
7633 int16_t imm; local
[all...]
/external/qemu/tcg/arm/
H A Dtcg-target.c232 static inline int encode_imm(uint32_t imm) argument
237 if ((imm & ~0xff) == 0)
240 shift = ctz32(imm) & ~1;
241 if (((imm >> shift) & ~0xff) == 0)
244 if ((rotl(imm, 2) & ~0xff) == 0)
246 if ((rotl(imm, 4) & ~0xff) == 0)
248 if ((rotl(imm, 6) & ~0xff) == 0)
250 /* imm can't be encoded */
254 static inline int check_fit_imm(uint32_t imm) argument
256 return encode_imm(imm) >
[all...]
/external/qemu/tcg/ppc/
H A Dtcg-target.c993 int imm; local
1002 imm = 1;
1007 imm = 1;
1012 imm = 0;
1022 imm = 1;
1027 imm = 0;
1037 imm = 1;
1042 imm = 0;
1050 if (imm)
/external/qemu/tcg/ppc64/
H A Dtcg-target.c979 int imm; local
988 imm = 1;
993 imm = 1;
998 imm = 0;
1008 imm = 1;
1013 imm = 0;
1023 imm = 1;
1028 imm = 0;
1036 if (imm)
/external/v8/src/arm/
H A Dconstants-arm.cc52 uint64_t imm = high16 << 48; local
54 memcpy(&d, &imm, 8);
H A Ddisasm-arm.cc249 int imm = (immed8 >> rotate) | (immed8 << (32 - rotate)); local
251 "#%d", imm);
413 int imm = instr->ImmedMovwMovtValue(); local
417 ", #%d", imm);
476 // Expects tokens in the form imm%02d@%02d, i.e. imm05@07, imm10@16
H A Dsimulator-arm.cc1562 int imm = (immed8 >> rotate) | (immed8 << (32 - rotate)); local
1563 *carry_out = (rotate == 0) ? c_flag_ : (imm < 0);
1564 return imm;
2272 // Format(instr, "and'cond's 'rd, 'rn, 'imm");
2284 // Format(instr, "eor'cond's 'rd, 'rn, 'imm");
2296 // Format(instr, "sub'cond's 'rd, 'rn, 'imm");
2309 // Format(instr, "rsb'cond's 'rd, 'rn, 'imm");
2322 // Format(instr, "add'cond's 'rd, 'rn, 'imm");
2335 // Format(instr, "adc'cond's 'rd, 'rn, 'imm");
2348 Format(instr, "sbc'cond's 'rd, 'rn, 'imm");
[all...]
/external/v8/src/ia32/
H A Dassembler-ia32.cc876 void Assembler::cmp(const Operand& op, const Immediate& imm) { argument
878 emit_arith(7, op, imm);
1174 void Assembler::test(Register reg, const Immediate& imm) { argument
1178 if (imm.rmode_ == RelocInfo::NONE &&
1179 is_uint8(imm.x_) &&
1181 uint8_t imm8 = imm.x_;
1197 emit(imm);
1217 void Assembler::test(const Operand& op, const Immediate& imm) { argument
1221 emit(imm);
H A Ddisasm-ia32.cc562 int32_t imm = *reinterpret_cast<int32_t*>(data+2); local
563 AppendToBuffer("test %s,0x%x", NameOfCPURegister(rm), imm);
568 int32_t imm = *reinterpret_cast<int32_t*>(data+1+count); local
569 AppendToBuffer(",0x%x", imm);
963 int32_t imm = local
968 imm);
980 int32_t imm = *data; local
981 AppendToBuffer(",0x%x", imm);
1107 int32_t imm = *data; local
1108 AppendToBuffer(",0x%x", imm);
1113 int32_t imm = *reinterpret_cast<int32_t*>(data); local
1132 int32_t imm = *data; local
[all...]
/external/v8/src/mips/
H A Dassembler-mips.cc682 int32_t imm = (instr_lui & static_cast<int32_t>(kImm16Mask)) << kLuiShift;
683 imm |= (instr_ori & static_cast<int32_t>(kImm16Mask));
685 if (imm == kEndOfJumpChain) {
690 int32_t delta = instr_address - imm;
734 uint32_t imm = (uint32_t)buffer_ + target_pos;
735 ASSERT((imm & 3) == 0);
741 instr_lui | ((imm & kHiMask) >> kLuiShift));
743 instr_ori | (imm & kImm16Mask));
997 uint32_t imm = (uint32_t)buffer_ + target_pos; local
998 ASSERT((imm
1927 int32_t imm = (instr_lui & static_cast<int32_t>(kImm16Mask)) << kLuiShift; local
[all...]
H A Ddisasm-mips.cc256 int32_t imm = instr->Imm16Value(); local
257 out_buffer_pos_ += OS::SNPrintF(out_buffer_ + out_buffer_pos_, "%u", imm);
263 int32_t imm = ((instr->Imm16Value()) << 16) >> 16; local
264 out_buffer_pos_ += OS::SNPrintF(out_buffer_ + out_buffer_pos_, "%d", imm);
270 int32_t imm = instr->Imm16Value(); local
271 out_buffer_pos_ += OS::SNPrintF(out_buffer_ + out_buffer_pos_, "0x%x", imm);
277 uint32_t imm = instr->Imm26Value() << kImmFieldShift; local
278 out_buffer_pos_ += OS::SNPrintF(out_buffer_ + out_buffer_pos_, "0x%x", imm);
/external/v8/src/x64/
H A Dassembler-x64.cc1135 void Assembler::imul(Register dst, Register src, Immediate imm) { argument
1138 if (is_int8(imm.value_)) {
1141 emit(imm.value_);
1145 emitl(imm.value_);
1168 void Assembler::imull(Register dst, Register src, Immediate imm) { argument
1171 if (is_int8(imm.value_)) {
1174 emit(imm.value_);
1178 emitl(imm.value_);
1401 void Assembler::movb(Register dst, Immediate imm) { argument
1407 emit(imm
[all...]
H A Ddisasm-x64.cc1444 int32_t imm = *data == 0x6B ? *(data + 2) local
1449 NameOfCPURegister(rm), imm);
1513 int32_t imm = *data; local
1514 AppendToBuffer(",0x%x", imm);
1519 int32_t imm = *reinterpret_cast<int32_t*>(data); local
1520 AppendToBuffer(",0x%x", imm);
1530 int32_t imm = *data; local
1531 AppendToBuffer(",0x%x", imm);
/external/valgrind/main/VEX/priv/
H A Dguest_amd64_toIR.c12510 Int imm = (Int)insn[3]; local
12512 DIP("pslldq $%d,%s\n", imm, nameXMMReg(reg));
12513 vassert(imm >= 0 && imm <= 255);
12523 if (imm >= 16) {
12532 if (imm == 0) {
12537 if (imm == 8) {
12542 if (imm > 8) {
12546 mkU8( 8*(imm-8) ) ));
12550 mkU8(8 * imm) ));
12652 Int imm = (Int)insn[3]; local
15463 Int imm = 0; local
15517 Int imm = 0; local
15576 Int imm = 0; local
15708 UChar imm = 0; local
[all...]

Completed in 700 milliseconds

123