/external/llvm/lib/Target/X86/ |
H A D | X86SelectionDAGInfo.cpp | 49 SDValue InFlag(0, 0); 82 SDValue InFlag(0, 0); 124 InFlag); 125 InFlag = Chain.getValue(1); 129 Chain = DAG.getCopyToReg(Chain, dl, X86::AL, Src, InFlag); 130 InFlag = Chain.getValue(1); 135 Count, InFlag); 136 InFlag = Chain.getValue(1); 139 Dst, InFlag); 140 InFlag [all...] |
H A D | X86ISelDAGToDAG.cpp | 2182 SDValue InFlag = CurDAG->getCopyToReg(CurDAG->getEntryNode(), dl, LoReg, local 2186 SDValue Ops[] = {N1, InFlag}; 2258 SDValue InFlag = CurDAG->getCopyToReg(CurDAG->getEntryNode(), dl, SrcReg, local 2265 InFlag }; 2273 InFlag = SDValue(CNode, 3); 2279 InFlag = SDValue(CNode, 1); 2285 SDValue Ops[] = { N1, InFlag }; 2292 InFlag = SDValue(CNode, 2); 2297 InFlag = SDValue(CNode, 0); 2305 X86::AX, MVT::i16, InFlag); 2401 SDValue InFlag; local [all...] |
/external/llvm/lib/Target/Mips/ |
H A D | Mips16ISelDAGToDAG.cpp | 45 SDValue InFlag = SDValue(Mul, 0); local 49 Lo = CurDAG->getMachineNode(Opcode, DL, Ty, MVT::Glue, InFlag); 50 InFlag = SDValue(Lo, 1); 54 Hi = CurDAG->getMachineNode(Opcode, DL, Ty, InFlag); 247 SDValue InFlag = Node->getOperand(2), CmpLHS; local 248 unsigned Opc = InFlag.getOpcode(); (void)Opc; 255 CmpLHS = InFlag.getValue(0); 258 CmpLHS = InFlag.getOperand(0); 262 SDValue Ops[] = { CmpLHS, InFlag.getOperand(1) };
|
H A D | MipsSEISelDAGToDAG.cpp | 187 SDValue InFlag = SDValue(Mul, 0); local 191 Lo = CurDAG->getMachineNode(Opcode, DL, Ty, MVT::Glue, InFlag); 192 InFlag = SDValue(Lo, 1); 196 Hi = CurDAG->getMachineNode(Opcode, DL, Ty, InFlag); 201 SDNode *MipsSEDAGToDAGISel::selectAddESubE(unsigned MOp, SDValue InFlag, argument 204 unsigned Opc = InFlag.getOpcode(); (void)Opc; 210 SDValue Ops[] = { CmpLHS, InFlag.getOperand(1) }; 318 SDValue InFlag = Node->getOperand(2); local 319 Result = selectAddESubE(Mips::SUBu, InFlag, InFlag 324 SDValue InFlag = Node->getOperand(2); local [all...] |
H A D | MipsSEISelDAGToDAG.h | 32 SDNode *selectAddESubE(unsigned MOp, SDValue InFlag, SDValue CmpLHS,
|
H A D | MipsISelLowering.cpp | 2554 // The InFlag in necessary since all emitted instructions must be 2556 SDValue InFlag; local 2560 RegsToPass[i].second, InFlag); 2561 InFlag = Chain.getValue(1); 2576 if (InFlag.getNode()) 2577 Ops.push_back(InFlag); 2765 SDValue InFlag = Chain.getValue(1); local 2769 DAG.getIntPtrConstant(0, true), InFlag); 2770 InFlag = Chain.getValue(1); 2774 return LowerCallResult(Chain, InFlag, CallCon 2781 LowerCallResult(SDValue Chain, SDValue InFlag, CallingConv::ID CallConv, bool IsVarArg, const SmallVectorImpl<ISD::InputArg> &Ins, DebugLoc DL, SelectionDAG &DAG, SmallVectorImpl<SDValue> &InVals, const SDNode *CallNode, const Type *RetTy) const argument [all...] |
H A D | MipsISelLowering.h | 305 SDValue LowerCallResult(SDValue Chain, SDValue InFlag,
|
/external/llvm/lib/Target/MBlaze/ |
H A D | MBlazeISelDAGToDAG.cpp | 229 SDValue InFlag(0, 0); 244 Chain = CurDAG->getCopyToReg(Chain, dl, R20Reg, Load, InFlag); 247 Chain = CurDAG->getCopyToReg(Chain, dl, R20Reg, Callee, InFlag); 253 InFlag = SDValue(ResNode, 1); 255 ReplaceUses(SDValue(Node, 1), InFlag); local
|
H A D | MBlazeISelLowering.cpp | 789 // The InFlag in necessary since all emitted instructions must be 791 SDValue InFlag; local 794 RegsToPass[i].second, InFlag); 795 InFlag = Chain.getValue(1); 824 if (InFlag.getNode()) 825 Ops.push_back(InFlag); 828 InFlag = Chain.getValue(1); 832 DAG.getIntPtrConstant(0, true), InFlag); 834 InFlag = Chain.getValue(1); 838 return LowerCallResult(Chain, InFlag, CallCon 845 LowerCallResult(SDValue Chain, SDValue InFlag, CallingConv::ID CallConv, bool isVarArg, const SmallVectorImpl<ISD::InputArg> &Ins, DebugLoc dl, SelectionDAG &DAG, SmallVectorImpl<SDValue> &InVals) const argument [all...] |
H A D | MBlazeISelLowering.h | 113 SDValue LowerCallResult(SDValue Chain, SDValue InFlag,
|
/external/llvm/lib/Target/NVPTX/ |
H A D | NVPTXISelLowering.cpp | 430 SDValue InFlag = Chain.getValue(1); local 454 InFlag }; 457 InFlag = Chain.getValue(1); 460 DAG.getConstant(0, MVT::i32), OutVals[i], InFlag }; 473 InFlag = Chain.getValue(1); 495 InFlag }; 498 InFlag = Chain.getValue(1); 520 theVal, InFlag }; 523 InFlag = Chain.getValue(1); 548 InFlag }; [all...] |
/external/llvm/lib/Target/MSP430/ |
H A D | MSP430ISelLowering.cpp | 547 // flag operands which copy the outgoing args into registers. The InFlag in 549 SDValue InFlag; local 552 RegsToPass[i].second, InFlag); 553 InFlag = Chain.getValue(1); 576 if (InFlag.getNode()) 577 Ops.push_back(InFlag); 580 InFlag = Chain.getValue(1); 586 InFlag); 587 InFlag = Chain.getValue(1); 591 return LowerCallResult(Chain, InFlag, CallCon 599 LowerCallResult(SDValue Chain, SDValue InFlag, CallingConv::ID CallConv, bool isVarArg, const SmallVectorImpl<ISD::InputArg> &Ins, DebugLoc dl, SelectionDAG &DAG, SmallVectorImpl<SDValue> &InVals) const argument [all...] |
H A D | MSP430ISelLowering.h | 144 SDValue LowerCallResult(SDValue Chain, SDValue InFlag,
|
/external/llvm/lib/Target/Hexagon/ |
H A D | HexagonISelLowering.cpp | 346 /// Chain/InFlag are the input chain/flag to use, and that TheCall is the call 350 HexagonTargetLowering::LowerCallResult(SDValue Chain, SDValue InFlag, argument 371 RVLocs[i].getValVT(), InFlag).getValue(1); 372 InFlag = Chain.getValue(2); 520 // The InFlag in necessary since all emitted instructions must be 522 SDValue InFlag; local 526 RegsToPass[i].second, InFlag); 527 InFlag = Chain.getValue(1); 541 InFlag = SDValue(); 544 RegsToPass[i].second, InFlag); [all...] |
H A D | HexagonISelLowering.h | 115 SDValue LowerCallResult(SDValue Chain, SDValue InFlag,
|
/external/llvm/lib/Target/PowerPC/ |
H A D | PPCISelLowering.cpp | 3067 void PrepareTailCall(SelectionDAG &DAG, SDValue &InFlag, SDValue &Chain, argument 3077 InFlag = SDValue(); 3090 DAG.getIntPtrConstant(0, true), InFlag); 3091 InFlag = Chain.getValue(1); 3095 unsigned PrepareCall(SelectionDAG &DAG, SDValue &Callee, SDValue &InFlag, argument 3164 SDValue MTCTROps[] = {Chain, Callee, InFlag}; 3197 InFlag.getNode() ? 3 : 2); 3199 InFlag = LoadFuncPtr.getValue(2); 3207 InFlag); 3209 InFlag 3276 LowerCallResult(SDValue Chain, SDValue InFlag, CallingConv::ID CallConv, bool isVarArg, const SmallVectorImpl<ISD::InputArg> &Ins, DebugLoc dl, SelectionDAG &DAG, SmallVectorImpl<SDValue> &InVals) const argument 3322 FinishCall(CallingConv::ID CallConv, DebugLoc dl, bool isTailCall, bool isVarArg, SelectionDAG &DAG, SmallVector<std::pair<unsigned, SDValue>, 8> &RegsToPass, SDValue InFlag, SDValue Chain, SDValue &Callee, int SPDiff, unsigned NumBytes, const SmallVectorImpl<ISD::InputArg> &Ins, SmallVectorImpl<SDValue> &InVals) const argument 3636 SDValue InFlag; local 4038 SDValue InFlag; local 4386 SDValue InFlag; local 4798 SDValue MFFSreg, InFlag; local 5625 SDValue Ops[4], Result, MFFSreg, InFlag, FPreg; local [all...] |
H A D | PPCISelLowering.h | 512 SDValue LowerCallResult(SDValue Chain, SDValue InFlag, 522 SDValue InFlag, SDValue Chain,
|
H A D | PPCISelDAGToDAG.cpp | 864 SDValue InFlag(0, 0); // Null incoming flag value. 866 InFlag).getValue(1); 1002 SDValue InFlag = N->getOperand(1); local 1006 N->getOperand(0), InFlag); 1009 N->getOperand(0), InFlag);
|
/external/llvm/lib/Target/Sparc/ |
H A D | SparcISelLowering.cpp | 545 // The InFlag in necessary since all emitted instructions must be 547 SDValue InFlag; local 554 Chain = DAG.getCopyToReg(Chain, dl, Reg, RegsToPass[i].second, InFlag); 555 InFlag = Chain.getValue(1); 582 if (InFlag.getNode()) 583 Ops.push_back(InFlag); 586 InFlag = Chain.getValue(1); 589 DAG.getIntPtrConstant(0, true), InFlag); 590 InFlag = Chain.getValue(1); 608 RVLocs[i].getValVT(), InFlag) [all...] |
/external/llvm/lib/Target/ARM/ |
H A D | ARMISelDAGToDAG.cpp | 247 SDValue InFlag); 250 SDValue InFlag); 253 SDValue InFlag); 256 SDValue InFlag); 2287 ARMCC::CondCodes CCVal, SDValue CCR, SDValue InFlag) { 2305 SDValue Ops[] = { FalseVal, CPTmp0, SOShImm, CC, CCR, InFlag }; 2313 ARMCC::CondCodes CCVal, SDValue CCR, SDValue InFlag) { 2319 SDValue Ops[] = { FalseVal, CPTmp0, CPTmp2, CC, CCR, InFlag }; 2325 SDValue Ops[] = { FalseVal, CPTmp0, CPTmp1, CPTmp2, CC, CCR, InFlag }; 2333 ARMCC::CondCodes CCVal, SDValue CCR, SDValue InFlag) { 2286 SelectT2CMOVShiftOp(SDNode *N, SDValue FalseVal, SDValue TrueVal, ARMCC::CondCodes CCVal, SDValue CCR, SDValue InFlag) argument 2312 SelectARMCMOVShiftOp(SDNode *N, SDValue FalseVal, SDValue TrueVal, ARMCC::CondCodes CCVal, SDValue CCR, SDValue InFlag) argument 2332 SelectT2CMOVImmOp(SDNode *N, SDValue FalseVal, SDValue TrueVal, ARMCC::CondCodes CCVal, SDValue CCR, SDValue InFlag) argument 2363 SelectARMCMOVImmOp(SDNode *N, SDValue FalseVal, SDValue TrueVal, ARMCC::CondCodes CCVal, SDValue CCR, SDValue InFlag) argument 2401 SDValue InFlag = N->getOperand(4); local 2826 SDValue InFlag = N->getOperand(4); local 2840 ReplaceUses(SDValue(N, 1), InFlag); local [all...] |
H A D | ARMISelLowering.h | 463 SDValue LowerCallResult(SDValue Chain, SDValue InFlag,
|
/external/llvm/lib/Target/XCore/ |
H A D | XCoreISelLowering.cpp | 1000 // The InFlag in necessary since all emitted instructions must be 1002 SDValue InFlag; local 1005 RegsToPass[i].second, InFlag); 1006 InFlag = Chain.getValue(1); 1032 if (InFlag.getNode()) 1033 Ops.push_back(InFlag); 1036 InFlag = Chain.getValue(1); 1042 InFlag); 1043 InFlag = Chain.getValue(1); 1047 return LowerCallResult(Chain, InFlag, CallCon 1054 LowerCallResult(SDValue Chain, SDValue InFlag, CallingConv::ID CallConv, bool isVarArg, const SmallVectorImpl<ISD::InputArg> &Ins, DebugLoc dl, SelectionDAG &DAG, SmallVectorImpl<SDValue> &InVals) const argument [all...] |
H A D | XCoreISelLowering.h | 128 SDValue LowerCallResult(SDValue Chain, SDValue InFlag,
|
/external/llvm/lib/Target/AArch64/ |
H A D | AArch64ISelLowering.h | 140 SDValue LowerCallResult(SDValue Chain, SDValue InFlag,
|
H A D | AArch64ISelLowering.cpp | 1255 SDValue InFlag; local 1259 RegsToPass[i].second, InFlag); 1260 InFlag = Chain.getValue(1); 1280 DAG.getIntPtrConstant(0, true), InFlag); 1281 InFlag = Chain.getValue(1); 1314 if (InFlag.getNode()) 1315 Ops.push_back(InFlag); 1324 InFlag = Chain.getValue(1); 1334 InFlag); 1335 InFlag 1343 LowerCallResult(SDValue Chain, SDValue InFlag, CallingConv::ID CallConv, bool IsVarArg, const SmallVectorImpl<ISD::InputArg> &Ins, DebugLoc dl, SelectionDAG &DAG, SmallVectorImpl<SDValue> &InVals) const argument [all...] |