Searched refs:_NEW_STENCIL (Results 1 - 25 of 36) sorted by relevance
12
| /external/chromium_org/third_party/mesa/src/src/mesa/main/ |
| H A D | stencil.c | 116 FLUSH_VERTICES(ctx, _NEW_STENCIL);
166 FLUSH_VERTICES(ctx, _NEW_STENCIL);
216 FLUSH_VERTICES(ctx, _NEW_STENCIL);
237 FLUSH_VERTICES(ctx, _NEW_STENCIL);
278 FLUSH_VERTICES(ctx, _NEW_STENCIL);
293 FLUSH_VERTICES(ctx, _NEW_STENCIL);
349 FLUSH_VERTICES(ctx, _NEW_STENCIL);
370 FLUSH_VERTICES(ctx, _NEW_STENCIL);
402 FLUSH_VERTICES(ctx, _NEW_STENCIL);
451 FLUSH_VERTICES(ctx, _NEW_STENCIL);
[all...] |
| H A D | state.c | 513 if (new_state & (_NEW_STENCIL | _NEW_BUFFERS))
536 | _NEW_STENCIL | _MESA_NEW_SEPARATE_SPECULAR))
|
| /external/mesa3d/src/mesa/main/ |
| H A D | stencil.c | 116 FLUSH_VERTICES(ctx, _NEW_STENCIL);
166 FLUSH_VERTICES(ctx, _NEW_STENCIL);
216 FLUSH_VERTICES(ctx, _NEW_STENCIL);
237 FLUSH_VERTICES(ctx, _NEW_STENCIL);
278 FLUSH_VERTICES(ctx, _NEW_STENCIL);
293 FLUSH_VERTICES(ctx, _NEW_STENCIL);
349 FLUSH_VERTICES(ctx, _NEW_STENCIL);
370 FLUSH_VERTICES(ctx, _NEW_STENCIL);
402 FLUSH_VERTICES(ctx, _NEW_STENCIL);
451 FLUSH_VERTICES(ctx, _NEW_STENCIL);
[all...] |
| H A D | state.c | 513 if (new_state & (_NEW_STENCIL | _NEW_BUFFERS))
536 | _NEW_STENCIL | _MESA_NEW_SEPARATE_SPECULAR))
|
| /external/chromium_org/third_party/mesa/src/src/mesa/drivers/dri/i965/ |
| H A D | gen6_depthstencil.c | 47 /* _NEW_STENCIL */
96 .mesa = _NEW_DEPTH | _NEW_STENCIL | _NEW_BUFFERS,
|
| H A D | brw_vtbl.c | 127 * _NEW_BUFFERS | _NEW_STENCIL, but i965 code assumes that the value
128 * only changes with _NEW_STENCIL (which seems sensible). So flag it
131 intel->NewGLState |= (_NEW_DEPTH | _NEW_STENCIL);
|
| H A D | gen7_misc_state.c | 114 /* _NEW_STENCIL: enable stencil buffer writes */
189 /* _NEW_DEPTH, _NEW_STENCIL */
284 .mesa = (_NEW_BUFFERS | _NEW_DEPTH | _NEW_STENCIL),
|
| H A D | brw_cc.c | 106 /* _NEW_STENCIL */
232 .mesa = _NEW_STENCIL | _NEW_COLOR | _NEW_DEPTH,
|
| H A D | gen6_cc.c | 224 /* _NEW_STENCIL */
239 .mesa = _NEW_COLOR | _NEW_STENCIL,
|
| H A D | brw_state_upload.c | 343 DEFINE_BIT(_NEW_STENCIL),
|
| /external/mesa3d/src/mesa/drivers/dri/i965/ |
| H A D | gen6_depthstencil.c | 47 /* _NEW_STENCIL */
96 .mesa = _NEW_DEPTH | _NEW_STENCIL | _NEW_BUFFERS,
|
| H A D | brw_vtbl.c | 127 * _NEW_BUFFERS | _NEW_STENCIL, but i965 code assumes that the value
128 * only changes with _NEW_STENCIL (which seems sensible). So flag it
131 intel->NewGLState |= (_NEW_DEPTH | _NEW_STENCIL);
|
| H A D | gen7_misc_state.c | 114 /* _NEW_STENCIL: enable stencil buffer writes */
189 /* _NEW_DEPTH, _NEW_STENCIL */
284 .mesa = (_NEW_BUFFERS | _NEW_DEPTH | _NEW_STENCIL),
|
| H A D | brw_cc.c | 106 /* _NEW_STENCIL */
232 .mesa = _NEW_STENCIL | _NEW_COLOR | _NEW_DEPTH,
|
| H A D | gen6_cc.c | 224 /* _NEW_STENCIL */
239 .mesa = _NEW_COLOR | _NEW_STENCIL,
|
| H A D | brw_state_upload.c | 343 DEFINE_BIT(_NEW_STENCIL),
|
| /external/chromium_org/third_party/mesa/src/src/mesa/state_tracker/ |
| H A D | st_atom_depth.c | 156 (_NEW_DEPTH|_NEW_STENCIL|_NEW_COLOR), /* mesa */
|
| /external/mesa3d/src/mesa/state_tracker/ |
| H A D | st_atom_depth.c | 156 (_NEW_DEPTH|_NEW_STENCIL|_NEW_COLOR), /* mesa */
|
| /external/chromium_org/third_party/mesa/src/src/mesa/drivers/dri/i915/ |
| H A D | i915_context.c | 73 if (new_state & (_NEW_STENCIL | _NEW_BUFFERS | _NEW_POLYGON))
|
| /external/chromium_org/third_party/mesa/src/src/mesa/swrast/ |
| H A D | s_context.h | 108 _NEW_STENCIL| \
|
| /external/mesa3d/src/mesa/drivers/dri/i915/ |
| H A D | i915_context.c | 73 if (new_state & (_NEW_STENCIL | _NEW_BUFFERS | _NEW_POLYGON))
|
| /external/mesa3d/src/mesa/swrast/ |
| H A D | s_context.h | 108 _NEW_STENCIL| \
|
| /external/chromium_org/third_party/mesa/src/src/mesa/drivers/dri/r200/ |
| H A D | radeon_common.c | 294 ctx->NewState |= _NEW_STENCIL;
315 ctx->NewState |= (_NEW_DEPTH | _NEW_STENCIL);
|
| /external/chromium_org/third_party/mesa/src/src/mesa/drivers/dri/radeon/ |
| H A D | radeon_common.c | 294 ctx->NewState |= _NEW_STENCIL;
315 ctx->NewState |= (_NEW_DEPTH | _NEW_STENCIL);
|
| /external/mesa3d/src/mesa/drivers/dri/r200/ |
| H A D | radeon_common.c | 294 ctx->NewState |= _NEW_STENCIL;
315 ctx->NewState |= (_NEW_DEPTH | _NEW_STENCIL);
|
Completed in 365 milliseconds
12