Searched refs:IsWide (Results 1 - 11 of 11) sorted by relevance
| /art/compiler/dex/quick/ |
| H A D | ralloc_util.cc | 149 info->IsTemp(), info->InUse(), info->IsWide(), info->Partner().GetReg(), info->IsLive(),
348 if (info->IsWide()) {
353 DCHECK(partner->IsWide());
377 if (info->IsWide()) {
380 DCHECK(partner->IsWide());
500 if (reg.Valid() && (wide != GetRegInfo(reg)->IsWide())) {
730 DCHECK(info1 && info2 && info1->IsWide() && info2->IsWide() &&
771 if (info->IsWide()) {
869 if (info_lo->IsWide()
[all...] |
| H A D | mir_to_lir.cc | 58 i += m2l_->in_to_reg_storage_mapping_.GetShorty(i).IsWide() ? 2u : 1u) {
214 (arg.IsWide() && reg_arg.GetWideKind() == kWide) ? k64 : k32;
226 (arg.IsWide() && reg_arg.GetWideKind() == kWide) ? k64 : k32;
288 RegLocation rl_dest = IsWide(size) ? GetReturnWide(ret_reg_class) : GetReturn(ret_reg_class);
291 r_result = IsWide(size) ? AllocTypedTempWide(rl_dest.fp, reg_class)
301 if (IsWide(size)) {
361 RegStorage reg_src = LoadArg(data.src_arg, reg_class, IsWide(size));
1431 if (arg.IsWide()) {
1437 if (arg.IsWide() && !reg.Is64Bit()) {
|
| H A D | mir_to_lir-inl.h | 34 if (p->IsWide()) {
|
| H A D | gen_common.cc | 714 if (IsWide(size)) {
801 if (IsWide(size)) {
842 if (IsWide(size)) {
889 if (IsWide(size)) {
931 if (IsWide(size)) {
957 if (IsWide(size)) {
|
| H A D | mir_to_lir.h | 358 bool IsWide() { return wide_value_; } function in class:art::Mir2Lir::RegisterInfo
1177 static constexpr bool IsWide(OpSize size) { function in class:art::Mir2Lir
1869 bool IsWide() { return type_ == 'J' || type_ == 'D'; } function in class:art::Mir2Lir::ShortyArg
|
| H A D | gen_invoke.cc | 1171 RegLocation rl_dest = IsWide(size) ? InlineTargetWide(info) : InlineTarget(info); // result reg
1177 RegLocation rl_i = IsWide(size) ? LoadValueWide(rl_src_i, kCoreReg) : LoadValue(rl_src_i, kCoreReg);
1179 if (IsWide(size)) {
|
| /art/compiler/dex/quick/mips/ |
| H A D | target_mips.cc | 258 if (arg.IsWide() && cur_core_reg_ < coreArgMappingToPhysicalRegSize) {
279 arg.IsWide() ? kWide : kNotWide);
283 DCHECK(!(arg.IsWide() && arg.IsRef()));
285 arg.IsRef() ? kRef : (arg.IsWide() ? kWide : kNotWide));
|
| /art/compiler/dex/quick/arm/ |
| H A D | target_arm.cc | 947 if (arg.IsWide()) {
966 if (!kArm32QuickCodeUseSoftFloat && arg.IsWide() && cur_core_reg_ == 0) {
971 if (arg.IsWide() && cur_core_reg_ < coreArgMappingToPhysicalRegSize) {
|
| /art/compiler/dex/quick/arm64/ |
| H A D | target_arm64.cc | 830 result = arg.IsWide() ? RegStorage::FloatSolo64(res_reg) : RegStorage::FloatSolo32(res_reg);
839 DCHECK(!(arg.IsWide() && arg.IsRef()));
840 result = (arg.IsWide() || arg.IsRef()) ?
|
| H A D | int_arm64.cc | 1784 A64Opcode wide = IsWide(size) ? WIDE(0) : UNWIDE(0);
1786 RegLocation rl_dest = IsWide(size) ? InlineTargetWide(info) : InlineTarget(info); // result reg
1788 RegLocation rl_i = IsWide(size) ?
1791 IsWide(size) ? StoreValueWide(rl_dest, rl_result) : StoreValue(rl_dest, rl_result);
|
| /art/compiler/dex/quick/x86/ |
| H A D | target_x86.cc | 2372 arg.IsWide() ? kWide : kNotWide);
2377 arg.IsRef() ? kRef : (arg.IsWide() ? kWide : kNotWide));
2393 arg.IsWide() ? kWide : kNotWide);
2398 if (arg.IsWide()) {
|
Completed in 157 milliseconds