Searched defs:dev_priv (Results 76 - 100 of 148) sorted by relevance

123456

/drivers/gpu/drm/gma500/
H A Doaktrail_crtc.c95 struct drm_psb_private *dev_priv = dev->dev_private; local
99 switch (dev_priv->core_freq) {
225 struct drm_psb_private *dev_priv = dev->dev_private; local
228 const struct psb_offset *map = &dev_priv->regmap[pipe];
372 struct drm_psb_private *dev_priv = dev->dev_private; local
374 const struct psb_offset *map = &dev_priv->regmap[pipe];
509 refclk = is_sdvo ? 96000 : dev_priv->core_freq * 1000;
600 struct drm_psb_private *dev_priv = dev->dev_private; local
604 const struct psb_offset *map = &dev_priv->regmap[pipe];
H A Dpsb_intel_lvds.c73 struct drm_psb_private *dev_priv = dev->dev_private; local
80 ret = dev_priv->regs.saveBLC_PWM_CTL;
89 REG_READ(BLC_PWM_CTL), dev_priv->regs.saveBLC_PWM_CTL);
102 struct drm_psb_private *dev_priv = local
105 struct psb_intel_i2c_chan *lvds_i2c_bus = dev_priv->lvds_i2c_bus;
122 if (dev_priv->lvds_bl->pol == BLC_POLARITY_INVERSE)
125 out_buf[0] = dev_priv->lvds_bl->brightnesscmd;
130 dev_priv->lvds_bl->brightnesscmd,
142 struct drm_psb_private *dev_priv = local
155 if (dev_priv
175 struct drm_psb_private *dev_priv = dev->dev_private; local
197 struct drm_psb_private *dev_priv = dev->dev_private; local
222 struct drm_psb_private *dev_priv = dev->dev_private; local
268 struct drm_psb_private *dev_priv = local
349 struct drm_psb_private *dev_priv = connector->dev->dev_private; local
379 struct drm_psb_private *dev_priv = dev->dev_private; local
441 struct drm_psb_private *dev_priv = dev->dev_private; local
459 struct drm_psb_private *dev_priv = dev->dev_private; local
474 struct drm_psb_private *dev_priv = dev->dev_private; local
521 struct drm_psb_private *dev_priv = dev->dev_private; local
693 struct drm_psb_private *dev_priv = dev->dev_private; local
[all...]
H A Dframebuffer.c118 struct drm_psb_private *dev_priv = dev->dev_private; local
124 unsigned long phys_addr = (unsigned long)dev_priv->stolen_base +
341 struct drm_psb_private *dev_priv = dev->dev_private; local
408 memset(dev_priv->vram_addr + backing->offset, 0, size);
435 if (dev_priv->ops->accel_2d && pitch_lines > 8) /* 2D engine */
455 info->screen_base = dev_priv->vram_addr + backing->offset;
458 if (dev_priv->gtt.stolen_size) {
465 info->apertures->ranges[0].size = dev_priv->gtt.stolen_size;
546 struct drm_psb_private *dev_priv = dev->dev_private; local
557 dev_priv
595 struct drm_psb_private *dev_priv = dev->dev_private; local
621 struct drm_psb_private *dev_priv = dev->dev_private; local
633 struct drm_psb_private *dev_priv = dev->dev_private; local
683 struct drm_psb_private *dev_priv = dev->dev_private; local
698 struct drm_psb_private *dev_priv = dev->dev_private; local
754 struct drm_psb_private *dev_priv = dev->dev_private; local
787 struct drm_psb_private *dev_priv = dev->dev_private; local
[all...]
H A Dmdfld_dsi_dpi.c119 struct drm_psb_private *dev_priv = dev->dev_private; local
123 u32 dspcntr = dev_priv->dspcntr[pipe];
181 struct drm_psb_private *dev_priv = dev->dev_private; local
183 if (!dev_priv->dpi_panel_on[pipe]) {
202 struct drm_psb_private *dev_priv = dev->dev_private; local
204 if (dev_priv->dpi_panel_on[pipe]) {
592 dev_priv->dpi_panel_on2 = true;
594 dev_priv->dpi_panel_on = true; */
628 dev_priv->dpi_panel_on2 = false;
630 dev_priv
642 struct drm_psb_private *dev_priv = dev->dev_private; local
822 struct drm_psb_private *dev_priv = dev->dev_private; local
[all...]
H A Dopregion.c150 struct drm_psb_private *dev_priv = dev->dev_private; local
151 struct opregion_asle *asle = dev_priv->opregion.asle;
152 struct backlight_device *bd = dev_priv->backlight_device;
180 struct drm_psb_private *dev_priv = local
196 asle_stat |= asle_set_backlight(dev_priv->dev, asle->bclp);
204 struct drm_psb_private *dev_priv = dev->dev_private; local
206 if (dev_priv->opregion.asle)
207 schedule_work(&dev_priv->opregion.asle_work);
217 struct drm_psb_private *dev_priv = dev->dev_private; local
218 struct opregion_asle *asle = dev_priv
264 struct drm_psb_private *dev_priv = dev->dev_private; local
284 struct drm_psb_private *dev_priv = dev->dev_private; local
310 struct drm_psb_private *dev_priv = dev->dev_private; local
[all...]
H A Dpsb_intel_drv.h132 void *dev_priv; /* For sdvo_priv, lvds_priv, etc... */ member in struct:gma_encoder
/drivers/gpu/drm/i915/
H A Di915_gem_userptr.c75 struct drm_i915_private *dev_priv = to_i915(dev); local
79 was_interruptible = dev_priv->mm.interruptible;
80 dev_priv->mm.interruptible = false;
88 dev_priv->mm.interruptible = was_interruptible;
392 __i915_mm_struct_find(struct drm_i915_private *dev_priv, struct mm_struct *real) argument
396 /* Protected by dev_priv->mm_lock */
397 hash_for_each_possible(dev_priv->mm_structs, mm, node, (unsigned long)real)
407 struct drm_i915_private *dev_priv = to_i915(obj->base.dev); local
421 mutex_lock(&dev_priv->mm_lock);
422 mm = __i915_mm_struct_find(dev_priv, curren
772 struct drm_i915_private *dev_priv = dev->dev_private; local
834 struct drm_i915_private *dev_priv = to_i915(dev); local
[all...]
H A Dintel_dsi_pll.c229 struct drm_i915_private *dev_priv = encoder->base.dev->dev_private; local
249 vlv_cck_write(dev_priv, CCK_REG_DSI_PLL_CONTROL, 0);
250 vlv_cck_write(dev_priv, CCK_REG_DSI_PLL_DIVIDER, dsi_mnp.dsi_pll_div);
251 vlv_cck_write(dev_priv, CCK_REG_DSI_PLL_CONTROL, dsi_mnp.dsi_pll_ctrl);
256 struct drm_i915_private *dev_priv = encoder->base.dev->dev_private; local
261 mutex_lock(&dev_priv->dpio_lock);
268 tmp = vlv_cck_read(dev_priv, CCK_REG_DSI_PLL_CONTROL);
270 vlv_cck_write(dev_priv, CCK_REG_DSI_PLL_CONTROL, tmp);
272 mutex_unlock(&dev_priv->dpio_lock);
284 struct drm_i915_private *dev_priv local
324 struct drm_i915_private *dev_priv = encoder->base.dev->dev_private; local
[all...]
H A Dintel_lvds.c73 struct drm_i915_private *dev_priv = dev->dev_private; local
79 if (!intel_display_power_enabled(dev_priv, power_domain))
99 struct drm_i915_private *dev_priv = dev->dev_private; local
129 if (HAS_PCH_SPLIT(dev_priv->dev))
139 struct drm_i915_private *dev_priv = dev->dev_private; local
147 assert_fdi_rx_pll_disabled(dev_priv, pipe);
148 assert_shared_dpll_disabled(dev_priv,
151 assert_pll_disabled(dev_priv, pipe);
216 struct drm_i915_private *dev_priv = dev->dev_private; local
243 struct drm_i915_private *dev_priv local
418 struct drm_i915_private *dev_priv = dev->dev_private; local
762 struct drm_i915_private *dev_priv = dev->dev_private; local
841 struct drm_i915_private *dev_priv = dev->dev_private; local
886 struct drm_i915_private *dev_priv = dev->dev_private; local
[all...]
H A Di915_drv.c408 struct drm_i915_private *dev_priv = dev->dev_private; local
415 dev_priv->pch_type = PCH_NOP;
433 dev_priv->pch_id = id;
436 dev_priv->pch_type = PCH_IBX;
440 dev_priv->pch_type = PCH_CPT;
445 dev_priv->pch_type = PCH_CPT;
449 dev_priv->pch_type = PCH_LPT;
454 dev_priv->pch_type = PCH_LPT;
455 dev_priv->pch_id =
460 dev_priv
501 intel_hpd_cancel_work(struct drm_i915_private *dev_priv) argument
516 intel_suspend_encoders(struct drm_i915_private *dev_priv) argument
537 struct drm_i915_private *dev_priv = dev->dev_private; local
643 struct drm_i915_private *dev_priv = dev->dev_private; local
659 struct drm_i915_private *dev_priv = dev->dev_private; local
756 struct drm_i915_private *dev_priv = dev->dev_private; local
797 struct drm_i915_private *dev_priv = dev->dev_private; local
933 struct drm_i915_private *dev_priv = drm_dev->dev_private; local
993 struct drm_i915_private *dev_priv = drm_dev->dev_private; local
1022 hsw_suspend_complete(struct drm_i915_private *dev_priv) argument
1029 snb_resume_prepare(struct drm_i915_private *dev_priv, bool rpm_resume) argument
1040 hsw_resume_prepare(struct drm_i915_private *dev_priv, bool rpm_resume) argument
1074 vlv_save_gunit_s0ix_state(struct drm_i915_private *dev_priv) argument
1154 vlv_restore_gunit_s0ix_state(struct drm_i915_private *dev_priv) argument
1240 vlv_force_gfx_clock(struct drm_i915_private *dev_priv, bool force_on) argument
1277 vlv_allow_gt_wake(struct drm_i915_private *dev_priv, bool allow) argument
1298 vlv_wait_for_gt_wells(struct drm_i915_private *dev_priv, bool wait_for_on) argument
1328 vlv_check_no_gt_access(struct drm_i915_private *dev_priv) argument
1337 vlv_suspend_complete(struct drm_i915_private *dev_priv) argument
1377 vlv_resume_prepare(struct drm_i915_private *dev_priv, bool rpm_resume) argument
1415 struct drm_i915_private *dev_priv = dev->dev_private; local
1504 struct drm_i915_private *dev_priv = dev->dev_private; local
1538 intel_suspend_complete(struct drm_i915_private *dev_priv) argument
1558 intel_resume_prepare(struct drm_i915_private *dev_priv, bool rpm_resume) argument
[all...]
H A Dintel_bios.c206 parse_lfp_panel_data(struct drm_i915_private *dev_priv, argument
221 dev_priv->vbt.lvds_dither = lvds_options->pixel_dither;
236 dev_priv->vbt.drrs_type = STATIC_DRRS_SUPPORT;
240 dev_priv->vbt.drrs_type = SEAMLESS_DRRS_SUPPORT;
244 dev_priv->vbt.drrs_type = DRRS_NOT_SUPPORTED;
257 dev_priv->vbt.lvds_vbt = 1;
269 dev_priv->vbt.lfp_lvds_vbt_mode = panel_fixed_mode;
291 dev_priv->lvds_downclock_avail = 1;
292 dev_priv->lvds_downclock = downclock * 10;
305 dev_priv
313 parse_lfp_backlight(struct drm_i915_private *dev_priv, struct bdb_header *bdb) argument
350 parse_sdvo_panel_data(struct drm_i915_private *dev_priv, struct bdb_header *bdb) argument
404 parse_general_features(struct drm_i915_private *dev_priv, struct bdb_header *bdb) argument
430 parse_general_definitions(struct drm_i915_private *dev_priv, struct bdb_header *bdb) argument
451 parse_sdvo_device_mapping(struct drm_i915_private *dev_priv, struct bdb_header *bdb) argument
541 parse_driver_features(struct drm_i915_private *dev_priv, struct bdb_header *bdb) argument
568 parse_edp(struct drm_i915_private *dev_priv, struct bdb_header *bdb) argument
735 parse_mipi(struct drm_i915_private *dev_priv, struct bdb_header *bdb) argument
884 parse_ddi_port(struct drm_i915_private *dev_priv, enum port port, struct bdb_header *bdb) argument
986 parse_ddi_ports(struct drm_i915_private *dev_priv, struct bdb_header *bdb) argument
1006 parse_device_mapping(struct drm_i915_private *dev_priv, struct bdb_header *bdb) argument
1080 init_vbt_defaults(struct drm_i915_private *dev_priv) argument
1195 struct drm_i915_private *dev_priv = dev->dev_private; local
1258 struct drm_i915_private *dev_priv = dev->dev_private; local
[all...]
H A Dintel_crt.c69 struct drm_i915_private *dev_priv = dev->dev_private; local
75 if (!intel_display_power_enabled(dev_priv, power_domain))
93 struct drm_i915_private *dev_priv = encoder->base.dev->dev_private; local
143 struct drm_i915_private *dev_priv = dev->dev_private; local
157 struct drm_i915_private *dev_priv = dev->dev_private; local
213 struct drm_i915_private *dev_priv = dev->dev_private; local
330 struct drm_i915_private *dev_priv = dev->dev_private; local
375 struct drm_i915_private *dev_priv = dev->dev_private; local
416 struct drm_i915_private *dev_priv = dev->dev_private; local
499 struct drm_i915_private *dev_priv local
535 struct drm_i915_private *dev_priv = dev->dev_private; local
655 struct drm_i915_private *dev_priv = dev->dev_private; local
731 struct drm_i915_private *dev_priv = dev->dev_private; local
766 struct drm_i915_private *dev_priv = dev->dev_private; local
838 struct drm_i915_private *dev_priv = dev->dev_private; local
[all...]
H A Dintel_dsi.c45 static void band_gap_reset(struct drm_i915_private *dev_priv) argument
47 mutex_lock(&dev_priv->dpio_lock);
49 vlv_flisdsi_write(dev_priv, 0x08, 0x0001);
50 vlv_flisdsi_write(dev_priv, 0x0F, 0x0005);
51 vlv_flisdsi_write(dev_priv, 0x0F, 0x0025);
53 vlv_flisdsi_write(dev_priv, 0x0F, 0x0000);
54 vlv_flisdsi_write(dev_priv, 0x08, 0x0000);
56 mutex_unlock(&dev_priv->dpio_lock);
107 struct drm_i915_private *dev_priv = encoder->base.dev->dev_private; local
114 mutex_lock(&dev_priv
140 struct drm_i915_private *dev_priv = dev->dev_private; local
171 struct drm_i915_private *dev_priv = dev->dev_private; local
237 struct drm_i915_private *dev_priv = dev->dev_private; local
283 struct drm_i915_private *dev_priv = encoder->base.dev->dev_private; local
315 struct drm_i915_private *dev_priv = encoder->base.dev->dev_private; local
339 struct drm_i915_private *dev_priv = encoder->base.dev->dev_private; local
437 struct drm_i915_private *dev_priv = dev->dev_private; local
481 struct drm_i915_private *dev_priv = dev->dev_private; local
632 struct drm_i915_private *dev_priv = intel_encoder->base.dev->dev_private; local
702 struct drm_i915_private *dev_priv = dev->dev_private; local
[all...]
H A Dintel_dsi_panel_vbt.c169 struct drm_i915_private *dev_priv = dev->dev_private; local
179 mutex_lock(&dev_priv->dpio_lock);
183 vlv_gpio_nc_write(dev_priv, function, 0x2000CC00);
190 vlv_gpio_nc_write(dev_priv, pad, val);
191 mutex_unlock(&dev_priv->dpio_lock);
263 struct drm_i915_private *dev_priv = dev->dev_private; local
264 struct mipi_config *mipi_config = dev_priv->vbt.dsi.config;
265 struct mipi_pps_data *pps = dev_priv->vbt.dsi.pps;
266 struct drm_display_mode *mode = dev_priv->vbt.lfp_lvds_vbt_mode;
538 struct drm_i915_private *dev_priv local
549 struct drm_i915_private *dev_priv = dev->dev_private; local
560 struct drm_i915_private *dev_priv = dev->dev_private; local
571 struct drm_i915_private *dev_priv = dev->dev_private; local
582 struct drm_i915_private *dev_priv = dev->dev_private; local
603 struct drm_i915_private *dev_priv = dev->dev_private; local
[all...]
H A Dintel_hdmi.c49 struct drm_i915_private *dev_priv = dev->dev_private; local
117 struct drm_i915_private *dev_priv)
138 struct drm_i915_private *dev_priv = dev->dev_private; local
175 struct drm_i915_private *dev_priv = dev->dev_private; local
213 struct drm_i915_private *dev_priv = dev->dev_private; local
254 struct drm_i915_private *dev_priv = dev->dev_private; local
292 struct drm_i915_private *dev_priv = dev->dev_private; local
301 dev_priv);
427 struct drm_i915_private *dev_priv = encoder->dev->dev_private; local
481 struct drm_i915_private *dev_priv local
115 hsw_infoframe_data_reg(enum hdmi_infoframe_type type, enum transcoder cpu_transcoder, struct drm_i915_private *dev_priv) argument
529 struct drm_i915_private *dev_priv = encoder->dev->dev_private; local
566 struct drm_i915_private *dev_priv = encoder->dev->dev_private; local
614 struct drm_i915_private *dev_priv = encoder->dev->dev_private; local
642 struct drm_i915_private *dev_priv = dev->dev_private; local
687 struct drm_i915_private *dev_priv = dev->dev_private; local
716 struct drm_i915_private *dev_priv = dev->dev_private; local
758 struct drm_i915_private *dev_priv = dev->dev_private; local
803 struct drm_i915_private *dev_priv = dev->dev_private; local
995 struct drm_i915_private *dev_priv = to_i915(connector->dev); local
1102 struct drm_i915_private *dev_priv = connector->dev->dev_private; local
1202 struct drm_i915_private *dev_priv = dev->dev_private; local
1250 struct drm_i915_private *dev_priv = dev->dev_private; local
1283 struct drm_i915_private *dev_priv = dev->dev_private; local
1348 struct drm_i915_private *dev_priv = encoder->base.dev->dev_private; local
1365 struct drm_i915_private *dev_priv = dev->dev_private; local
1398 struct drm_i915_private *dev_priv = dev->dev_private; local
1559 struct drm_i915_private *dev_priv = dev->dev_private; local
[all...]
H A Dintel_sprite.c132 struct drm_i915_private *dev_priv = crtc->base.dev->dev_private; local
150 struct drm_i915_private *dev_priv = dev->dev_private; local
265 intel_flush_primary_plane(dev_priv, intel_crtc->plane);
275 struct drm_i915_private *dev_priv = dev->dev_private; local
292 intel_flush_primary_plane(dev_priv, intel_crtc->plane);
305 struct drm_i915_private *dev_priv = dev->dev_private; local
334 struct drm_i915_private *dev_priv = dev->dev_private; local
360 struct drm_i915_private *dev_priv = dev->dev_private; local
475 intel_flush_primary_plane(dev_priv, intel_crtc->plane);
485 struct drm_i915_private *dev_priv local
522 struct drm_i915_private *dev_priv = dev->dev_private; local
550 struct drm_i915_private *dev_priv = dev->dev_private; local
580 struct drm_i915_private *dev_priv = dev->dev_private; local
691 struct drm_i915_private *dev_priv = dev->dev_private; local
753 struct drm_i915_private *dev_priv = dev->dev_private; local
775 struct drm_i915_private *dev_priv = dev->dev_private; local
803 struct drm_i915_private *dev_priv = dev->dev_private; local
[all...]
H A Dintel_uncore.c44 assert_device_not_suspended(struct drm_i915_private *dev_priv) argument
46 WARN(HAS_RUNTIME_PM(dev_priv->dev) && dev_priv->pm.suspended,
50 static void __gen6_gt_wait_for_thread_c0(struct drm_i915_private *dev_priv) argument
54 if (IS_HASWELL(dev_priv->dev))
62 if (wait_for_atomic_us((__raw_i915_read32(dev_priv, GEN6_GT_THREAD_STATUS_REG) & gt_thread_status_mask) == 0, 500))
66 static void __gen6_gt_force_wake_reset(struct drm_i915_private *dev_priv) argument
68 __raw_i915_write32(dev_priv, FORCEWAKE, 0);
70 __raw_posting_read(dev_priv, ECOBUS);
73 static void __gen6_gt_force_wake_get(struct drm_i915_private *dev_priv, argument
92 __gen7_gt_force_wake_mt_reset(struct drm_i915_private *dev_priv) argument
99 __gen7_gt_force_wake_mt_get(struct drm_i915_private *dev_priv, int fw_engine) argument
127 gen6_gt_check_fifodbg(struct drm_i915_private *dev_priv) argument
136 __gen6_gt_force_wake_put(struct drm_i915_private *dev_priv, int fw_engine) argument
145 __gen7_gt_force_wake_mt_put(struct drm_i915_private *dev_priv, int fw_engine) argument
157 __gen6_gt_wait_for_fifo(struct drm_i915_private *dev_priv) argument
184 vlv_force_wake_reset(struct drm_i915_private *dev_priv) argument
194 __vlv_force_wake_get(struct drm_i915_private *dev_priv, int fw_engine) argument
238 __vlv_force_wake_put(struct drm_i915_private *dev_priv, int fw_engine) argument
259 vlv_force_wake_get(struct drm_i915_private *dev_priv, int fw_engine) argument
278 vlv_force_wake_put(struct drm_i915_private *dev_priv, int fw_engine) argument
304 struct drm_i915_private *dev_priv = (void *)arg; local
321 struct drm_i915_private *dev_priv = dev->dev_private; local
368 struct drm_i915_private *dev_priv = dev->dev_private; local
404 gen6_gt_force_wake_get(struct drm_i915_private *dev_priv, int fw_engine) argument
426 gen6_gt_force_wake_put(struct drm_i915_private *dev_priv, int fw_engine) argument
457 assert_force_wake_inactive(struct drm_i915_private *dev_priv) argument
508 ilk_dummy_write(struct drm_i915_private *dev_priv) argument
517 hsw_unclaimed_reg_debug(struct drm_i915_private *dev_priv, u32 reg, bool read, bool before) argument
534 hsw_unclaimed_reg_detect(struct drm_i915_private *dev_priv) argument
736 is_gen8_shadowed(struct drm_i915_private *dev_priv, u32 reg) argument
831 struct drm_i915_private *dev_priv = dev->dev_private; local
977 struct drm_i915_private *dev_priv = dev->dev_private; local
1020 struct drm_i915_private *dev_priv = dev->dev_private; local
1095 struct drm_i915_private *dev_priv = dev->dev_private; local
1125 struct drm_i915_private *dev_priv = dev->dev_private; local
1149 struct drm_i915_private *dev_priv = dev->dev_private; local
1184 struct drm_i915_private *dev_priv = dev->dev_private; local
[all...]
/drivers/gpu/drm/mga/
H A Dmga_dma.c53 int mga_do_wait_for_idle(drm_mga_private_t *dev_priv) argument
59 for (i = 0; i < dev_priv->usec_timeout; i++) {
75 static int mga_do_dma_reset(drm_mga_private_t *dev_priv) argument
77 drm_mga_sarea_t *sarea_priv = dev_priv->sarea_priv;
78 drm_mga_primary_buffer_t *primary = &dev_priv->prim;
103 void mga_do_dma_flush(drm_mga_private_t *dev_priv) argument
105 drm_mga_primary_buffer_t *primary = &dev_priv->prim;
113 for (i = 0; i < dev_priv->usec_timeout; i++) {
125 tail = primary->tail + dev_priv->primary->offset;
148 DRM_DEBUG(" head = 0x%06lx\n", (unsigned long)(head - dev_priv
158 mga_do_dma_wrap_start(drm_mga_private_t *dev_priv) argument
198 mga_do_dma_wrap_end(drm_mga_private_t *dev_priv) argument
225 drm_mga_private_t *dev_priv = dev->dev_private; local
244 mga_freelist_init(struct drm_device *dev, drm_mga_private_t *dev_priv) argument
289 drm_mga_private_t *dev_priv = dev->dev_private; local
324 drm_mga_private_t *dev_priv = dev->dev_private; local
357 drm_mga_private_t *dev_priv = dev->dev_private; local
392 drm_mga_private_t *dev_priv; local
438 drm_mga_private_t *const dev_priv = local
612 drm_mga_private_t *const dev_priv = local
703 drm_mga_private_t *const dev_priv = local
762 const drm_mga_private_t *const dev_priv = local
786 drm_mga_private_t *dev_priv; local
936 drm_mga_private_t *dev_priv = dev->dev_private; local
1023 drm_mga_private_t *dev_priv = (drm_mga_private_t *) dev->dev_private; local
1055 drm_mga_private_t *dev_priv = (drm_mga_private_t *) dev->dev_private; local
1095 drm_mga_private_t *dev_priv = (drm_mga_private_t *) dev->dev_private; local
1148 drm_mga_private_t *dev_priv = dev->dev_private; local
[all...]
H A Dmga_state.c43 static void mga_emit_clip_rect(drm_mga_private_t *dev_priv, argument
46 drm_mga_sarea_t *sarea_priv = dev_priv->sarea_priv;
48 unsigned int pitch = dev_priv->front_pitch;
55 if (dev_priv->chipset >= MGA_CARD_TYPE_G400) {
68 static __inline__ void mga_g200_emit_context(drm_mga_private_t *dev_priv) argument
70 drm_mga_sarea_t *sarea_priv = dev_priv->sarea_priv;
82 MGA_WFLAG, ctx->wflag, MGA_ZORG, dev_priv->depth_offset);
91 static __inline__ void mga_g400_emit_context(drm_mga_private_t *dev_priv) argument
93 drm_mga_sarea_t *sarea_priv = dev_priv->sarea_priv;
105 MGA_WFLAG, ctx->wflag, MGA_ZORG, dev_priv
118 mga_g200_emit_tex0(drm_mga_private_t *dev_priv) argument
146 mga_g400_emit_tex0(drm_mga_private_t *dev_priv) argument
186 mga_g400_emit_tex1(drm_mga_private_t *dev_priv) argument
225 mga_g200_emit_pipe(drm_mga_private_t *dev_priv) argument
252 mga_g400_emit_pipe(drm_mga_private_t *dev_priv) argument
329 mga_g200_emit_state(drm_mga_private_t *dev_priv) argument
350 mga_g400_emit_state(drm_mga_private_t *dev_priv) argument
383 mga_verify_context(drm_mga_private_t *dev_priv) argument
402 mga_verify_tex(drm_mga_private_t *dev_priv, int unit) argument
419 mga_verify_state(drm_mga_private_t *dev_priv) argument
448 mga_verify_iload(drm_mga_private_t *dev_priv, unsigned int dstorg, unsigned int length) argument
467 mga_verify_blit(drm_mga_private_t *dev_priv, unsigned int srcorg, unsigned int dstorg) argument
484 drm_mga_private_t *dev_priv = dev->dev_private; local
572 drm_mga_private_t *dev_priv = dev->dev_private; local
626 drm_mga_private_t *dev_priv = dev->dev_private; local
674 drm_mga_private_t *dev_priv = dev->dev_private; local
723 drm_mga_private_t *dev_priv = dev->dev_private; local
770 drm_mga_private_t *dev_priv = dev->dev_private; local
831 drm_mga_private_t *dev_priv = dev->dev_private; local
853 drm_mga_private_t *dev_priv = dev->dev_private; local
874 drm_mga_private_t *dev_priv = dev->dev_private; local
909 drm_mga_private_t *dev_priv = dev->dev_private; local
945 drm_mga_private_t *dev_priv = dev->dev_private; local
984 drm_mga_private_t *dev_priv = dev->dev_private; local
1010 drm_mga_private_t *dev_priv = dev->dev_private; local
1042 drm_mga_private_t *dev_priv = dev->dev_private; local
1072 drm_mga_private_t *dev_priv = dev->dev_private; local
[all...]
/drivers/gpu/drm/radeon/
H A Dr300_cmdbuf.c59 static int r300_emit_cliprects(drm_radeon_private_t *dev_priv, argument
87 if ((dev_priv->flags & RADEON_FAMILY_MASK) >= CHIP_RV515) {
156 dev_priv->track_flush |= RADEON_FLUSH_EMITED;
166 drm_radeon_private_t *dev_priv = dev->dev_private; local
213 if ((dev_priv->flags & RADEON_FAMILY_MASK) == CHIP_RV530)
259 if ((dev_priv->flags & RADEON_FAMILY_MASK) >= CHIP_RV515) {
295 dev_priv,
322 if (!radeon_check_offset(dev_priv, *value)) {
349 static __inline__ int r300_emit_packet0(drm_radeon_private_t *dev_priv, argument
374 return r300_emit_carefully_checked_packet0(dev_priv, cmdbu
294 r300_emit_carefully_checked_packet0(drm_radeon_private_t * dev_priv, drm_radeon_kcmd_buffer_t * cmdbuf, drm_r300_cmd_header_t header) argument
392 r300_emit_vpu(drm_radeon_private_t *dev_priv, drm_radeon_kcmd_buffer_t *cmdbuf, drm_r300_cmd_header_t header) argument
439 r300_emit_clear(drm_radeon_private_t *dev_priv, drm_radeon_kcmd_buffer_t *cmdbuf) argument
466 r300_emit_3d_load_vbpntr(drm_radeon_private_t *dev_priv, drm_radeon_kcmd_buffer_t *cmdbuf, u32 header) argument
533 r300_emit_bitblt_multi(drm_radeon_private_t *dev_priv, drm_radeon_kcmd_buffer_t *cmdbuf) argument
578 r300_emit_draw_indx_2(drm_radeon_private_t *dev_priv, drm_radeon_kcmd_buffer_t *cmdbuf) argument
652 r300_emit_raw_packet3(drm_radeon_private_t *dev_priv, drm_radeon_kcmd_buffer_t *cmdbuf) argument
728 r300_emit_packet3(drm_radeon_private_t *dev_priv, drm_radeon_kcmd_buffer_t *cmdbuf, drm_r300_cmd_header_t header) argument
795 r300_pacify(drm_radeon_private_t *dev_priv) argument
861 r300_cmd_wait(drm_radeon_private_t * dev_priv, drm_r300_cmd_header_t header) argument
902 r300_scratch(drm_radeon_private_t *dev_priv, drm_radeon_kcmd_buffer_t *cmdbuf, drm_r300_cmd_header_t header) argument
967 r300_emit_r500fp(drm_radeon_private_t *dev_priv, drm_radeon_kcmd_buffer_t *cmdbuf, drm_r300_cmd_header_t header) argument
1016 drm_radeon_private_t *dev_priv = dev->dev_private; local
[all...]
H A Dradeon_drv.c285 drm_radeon_private_t *dev_priv = dev->dev_private; local
287 if ((dev_priv->flags & RADEON_FAMILY_MASK) >= CHIP_R600)
291 if ((dev_priv->flags & RADEON_FAMILY_MASK) >= CHIP_RS600)
299 drm_radeon_private_t *dev_priv = dev->dev_private; local
301 if ((dev_priv->flags & RADEON_FAMILY_MASK) >= CHIP_R600)
305 if ((dev_priv->flags & RADEON_FAMILY_MASK) >= CHIP_RS600)
306 RADEON_WRITE(R500_DxMODE_INT_MASK, dev_priv->r500_disp_irq_reg);
307 RADEON_WRITE(RADEON_GEN_INT_CNTL, dev_priv->irq_enable_reg);
/drivers/gpu/drm/savage/
H A Dsavage_state.c29 void savage_emit_clip_rect_s3d(drm_savage_private_t * dev_priv, argument
32 uint32_t scstart = dev_priv->state.s3d.new_scstart;
33 uint32_t scend = dev_priv->state.s3d.new_scend;
40 if (scstart != dev_priv->state.s3d.scstart ||
41 scend != dev_priv->state.s3d.scend) {
48 dev_priv->state.s3d.scstart = scstart;
49 dev_priv->state.s3d.scend = scend;
50 dev_priv->waiting = 1;
55 void savage_emit_clip_rect_s4(drm_savage_private_t * dev_priv, argument
58 uint32_t drawctrl0 = dev_priv
81 savage_verify_texaddr(drm_savage_private_t * dev_priv, int unit, uint32_t addr) argument
128 savage_verify_state_s3d(drm_savage_private_t * dev_priv, unsigned int start, unsigned int count, const uint32_t *regs) argument
158 savage_verify_state_s4(drm_savage_private_t * dev_priv, unsigned int start, unsigned int count, const uint32_t *regs) argument
197 savage_dispatch_state(drm_savage_private_t * dev_priv, const drm_savage_cmd_header_t * cmd_header, const uint32_t *regs) argument
278 savage_dispatch_dma_prim(drm_savage_private_t * dev_priv, const drm_savage_cmd_header_t * cmd_header, const struct drm_buf * dmabuf) argument
418 savage_dispatch_vb_prim(drm_savage_private_t * dev_priv, const drm_savage_cmd_header_t * cmd_header, const uint32_t *vtxbuf, unsigned int vb_size, unsigned int vb_stride) argument
536 savage_dispatch_dma_idx(drm_savage_private_t * dev_priv, const drm_savage_cmd_header_t * cmd_header, const uint16_t *idx, const struct drm_buf * dmabuf) argument
677 savage_dispatch_vb_idx(drm_savage_private_t * dev_priv, const drm_savage_cmd_header_t * cmd_header, const uint16_t *idx, const uint32_t *vtxbuf, unsigned int vb_size, unsigned int vb_stride) argument
791 savage_dispatch_clear(drm_savage_private_t * dev_priv, const drm_savage_cmd_header_t * cmd_header, const drm_savage_cmd_header_t *data, unsigned int nbox, const struct drm_clip_rect *boxes) argument
863 savage_dispatch_swap(drm_savage_private_t * dev_priv, unsigned int nbox, const struct drm_clip_rect *boxes) argument
892 savage_dispatch_draw(drm_savage_private_t * dev_priv, const drm_savage_cmd_header_t *start, const drm_savage_cmd_header_t *end, const struct drm_buf * dmabuf, const unsigned int *vtxbuf, unsigned int vb_size, unsigned int vb_stride, unsigned int nbox, const struct drm_clip_rect *boxes) argument
958 drm_savage_private_t *dev_priv = dev->dev_private; local
[all...]
/drivers/gpu/drm/via/
H A Dvia_dmablit.c211 drm_via_private_t *dev_priv = (drm_via_private_t *)dev->dev_private; local
292 drm_via_private_t *dev_priv = (drm_via_private_t *)dev->dev_private; local
300 drm_via_private_t *dev_priv = (drm_via_private_t *)dev->dev_private; local
317 drm_via_private_t *dev_priv = (drm_via_private_t *)dev->dev_private; local
318 drm_via_blitq_t *blitq = dev_priv->blit_queues + engine;
433 drm_via_private_t *dev_priv = (drm_via_private_t *)dev->dev_private; local
434 drm_via_blitq_t *blitq = dev_priv->blit_queues + engine;
545 drm_via_private_t *dev_priv = (drm_via_private_t *)dev->dev_private; local
551 blitq = dev_priv->blit_queues + i;
727 drm_via_private_t *dev_priv local
[all...]
/drivers/gpu/drm/vmwgfx/
H A Dvmwgfx_context.c109 struct vmw_private *dev_priv = res->dev_priv; local
117 mutex_lock(&dev_priv->cmdbuf_mutex);
119 mutex_lock(&dev_priv->binding_mutex);
122 mutex_unlock(&dev_priv->binding_mutex);
123 if (dev_priv->pinned_bo != NULL &&
124 !dev_priv->query_cid_valid)
125 __vmw_execbuf_release_pinned_bo(dev_priv, NULL);
126 mutex_unlock(&dev_priv->cmdbuf_mutex);
130 vmw_execbuf_release_pinned_bo(dev_priv);
146 vmw_gb_context_init(struct vmw_private *dev_priv, struct vmw_resource *res, void (*res_free) (struct vmw_resource *res)) argument
183 vmw_context_init(struct vmw_private *dev_priv, struct vmw_resource *res, void (*res_free) (struct vmw_resource *res)) argument
235 vmw_context_alloc(struct vmw_private *dev_priv) argument
251 struct vmw_private *dev_priv = res->dev_priv; local
297 struct vmw_private *dev_priv = res->dev_priv; local
328 struct vmw_private *dev_priv = res->dev_priv; local
394 struct vmw_private *dev_priv = res->dev_priv; local
436 struct vmw_private *dev_priv = res->dev_priv; local
471 struct vmw_private *dev_priv = vmw_priv(dev); local
549 struct vmw_private *dev_priv = bi->ctx->dev_priv; local
582 struct vmw_private *dev_priv = bi->ctx->dev_priv; local
619 struct vmw_private *dev_priv = bi->ctx->dev_priv; local
[all...]
/drivers/gpu/drm/i810/
H A Di810_dma.c91 drm_i810_private_t *dev_priv; local
96 dev_priv = dev->dev_private;
97 buf = dev_priv->mmap_buffer;
126 drm_i810_private_t *dev_priv = dev->dev_private; local
136 dev_priv->mmap_buffer = buf;
140 dev_priv->mmap_buffer = NULL;
212 drm_i810_private_t *dev_priv = local
215 if (dev_priv->ring.virtual_start)
216 drm_legacy_ioremapfree(&dev_priv->ring.map, dev);
217 if (dev_priv
238 drm_i810_private_t *dev_priv = dev->dev_private; local
271 drm_i810_private_t *dev_priv = dev->dev_private; local
281 i810_freelist_init(struct drm_device *dev, drm_i810_private_t *dev_priv) argument
316 i810_dma_initialize(struct drm_device *dev, drm_i810_private_t *dev_priv, drm_i810_init_t *init) argument
425 drm_i810_private_t *dev_priv; local
458 drm_i810_private_t *dev_priv = dev->dev_private; local
490 drm_i810_private_t *dev_priv = dev->dev_private; local
524 drm_i810_private_t *dev_priv = dev->dev_private; local
558 drm_i810_private_t *dev_priv = dev->dev_private; local
591 drm_i810_private_t *dev_priv = dev->dev_private; local
664 drm_i810_private_t *dev_priv = dev->dev_private; local
711 drm_i810_private_t *dev_priv = dev->dev_private; local
790 drm_i810_private_t *dev_priv = dev->dev_private; local
836 drm_i810_private_t *dev_priv = dev->dev_private; local
853 drm_i810_private_t *dev_priv = dev->dev_private; local
928 drm_i810_private_t *dev_priv = (drm_i810_private_t *) dev->dev_private; local
982 drm_i810_private_t *dev_priv = (drm_i810_private_t *) dev->dev_private; local
996 drm_i810_private_t *dev_priv = (drm_i810_private_t *) dev->dev_private; local
1032 drm_i810_private_t *dev_priv = dev->dev_private; local
1091 drm_i810_private_t *dev_priv = (drm_i810_private_t *) dev->dev_private; local
1114 drm_i810_private_t *dev_priv = (drm_i810_private_t *) dev->dev_private; local
1122 drm_i810_private_t *dev_priv = (drm_i810_private_t *) dev->dev_private; local
1134 drm_i810_private_t *dev_priv = (drm_i810_private_t *) dev->dev_private; local
1143 drm_i810_private_t *dev_priv = (drm_i810_private_t *) dev->dev_private; local
1157 drm_i810_private_t *dev_priv = dev->dev_private; local
1167 drm_i810_private_t *dev_priv = dev->dev_private; local
1180 drm_i810_private_t *dev_priv = dev->dev_private; local
1212 drm_i810_private_t *dev_priv = dev->dev_private; local
[all...]

Completed in 1404 milliseconds

123456