Searched refs:getRegClass (Results 1 - 25 of 93) sorted by relevance

1234

/external/llvm/lib/Target/R600/
H A DSIFixSGPRCopies.cpp124 if (TRI->hasVGPRs(MRI.getRegClass(MI.getOperand(i).getReg())))
143 const TargetRegisterClass *RC = MRI.getRegClass(Reg);
170 return TRI->getSubRegClass(MRI.getRegClass(Reg), SubReg);
184 const TargetRegisterClass *DstRC = MRI.getRegClass(DstReg);
189 MRI.getRegClass(SrcReg) == &AMDGPU::VReg_1RegClass)
192 SrcRC = TRI->getSubRegClass(MRI.getRegClass(SrcReg), SrcSubReg);
235 if (!TRI->isSGPRClass(MRI.getRegClass(Reg)))
242 if (TRI->hasVGPRs(MRI.getRegClass(Reg))) {
263 DstRC = MRI.getRegClass(MI.getOperand(0).getReg());
264 Src0RC = MRI.getRegClass(M
[all...]
H A DSILowerI1Copies.cpp112 MRI.getRegClass(MI.getOperand(0).getReg());
114 MRI.getRegClass(MI.getOperand(1).getReg());
H A DSIFixSGPRLiveRanges.cpp95 const TargetRegisterClass *RC = MRI.getRegClass(Def.getReg());
H A DSIInstrInfo.cpp377 RI.isSGPRClass(MRI.getRegClass(MI->getOperand(1).getReg())))
590 const TargetRegisterClass *RC = RI.getRegClass(RegClass);
740 return MRI.getRegClass(MI.getOperand(OpNo).getReg());
743 return RI.getRegClass(RCID);
763 const TargetRegisterClass *RC = RI.getRegClass(RCID);
874 RI.isSGPRClass(MRI.getRegClass(Src0.getReg()))) {
880 RI.isSGPRClass(MRI.getRegClass(Src1.getReg()))) {
888 (Src1.isReg() && RI.isSGPRClass(MRI.getRegClass(Src1.getReg())))) {
909 if (!RI.isSGPRClass(MRI.getRegClass(MO.getReg())))
941 MRI.getRegClass(M
[all...]
/external/llvm/lib/CodeGen/
H A DAllocationOrder.cpp36 Order = RegClassInfo.getOrder(MF.getRegInfo().getRegClass(VirtReg));
H A DRegAllocBase.cpp105 << MRI->getRegClass(VirtReg->reg)->getName()
130 RegClassInfo.getOrder(MRI->getRegClass(VirtReg->reg)).front());
H A DTargetRegisterInfo.cpp97 const TargetRegisterClass *SubRC = getRegClass(Idx + Offset);
166 return TRI->getRegClass(I + countTrailingZeros(Common));
H A DPeepholeOptimizer.cpp279 const TargetRegisterClass *DstRC = MRI->getRegClass(DstReg);
290 getSubClassWithSubReg(MRI->getRegClass(SrcReg), SubIdx) != nullptr;
377 const TargetRegisterClass *RC = MRI->getRegClass(SrcReg);
543 const TargetRegisterClass *DefRC = MRI->getRegClass(Def);
569 const TargetRegisterClass *SrcRC = MRI->getRegClass(Src);
911 if (MRI->getRegClass(MODef.getReg()) != MRI->getRegClass(MOBase.getReg()) ||
H A DLiveRangeEdit.cpp35 unsigned VReg = MRI.createVirtualRegister(MRI.getRegClass(OldReg));
44 unsigned VReg = MRI.createVirtualRegister(MRI.getRegClass(OldReg));
415 << MRI.getRegClass(LI.reg)->getName() << '\n');
H A DMachineSink.cpp126 const TargetRegisterClass *SRC = MRI->getRegClass(SrcReg);
127 const TargetRegisterClass *DRC = MRI->getRegClass(DstReg);
512 if (!TII->isSafeToMoveRegClassDefs(MRI->getRegClass(Reg)))
H A DVirtRegMap.cpp105 const TargetRegisterClass* RC = MF->getRegInfo().getRegClass(virtReg);
126 << MRI->getRegClass(Reg)->getName() << "\n";
134 << "] " << MRI->getRegClass(Reg)->getName() << "\n";
H A DCalcSpillWeights.cpp64 const TargetRegisterClass *rc = mri.getRegClass(reg);
H A DOptimizePHIs.cpp170 if (!MRI->constrainRegClass(SingleValReg, MRI->getRegClass(OldReg)))
H A DSpiller.cpp88 const TargetRegisterClass *trc = mri->getRegClass(li->reg);
/external/llvm/lib/Target/R600/InstPrinter/
H A DAMDGPUInstPrinter.cpp64 if (MRI.getRegClass(AMDGPU::VGPR_32RegClassID).contains(reg)) {
67 } else if (MRI.getRegClass(AMDGPU::SGPR_32RegClassID).contains(reg)) {
70 } else if (MRI.getRegClass(AMDGPU::VReg_64RegClassID).contains(reg)) {
73 } else if (MRI.getRegClass(AMDGPU::SReg_64RegClassID).contains(reg)) {
76 } else if (MRI.getRegClass(AMDGPU::VReg_128RegClassID).contains(reg)) {
79 } else if (MRI.getRegClass(AMDGPU::SReg_128RegClassID).contains(reg)) {
82 } else if (MRI.getRegClass(AMDGPU::VReg_96RegClassID).contains(reg)) {
85 } else if (MRI.getRegClass(AMDGPU::VReg_256RegClassID).contains(reg)) {
88 } else if (MRI.getRegClass(AMDGPU::SReg_256RegClassID).contains(reg)) {
91 } else if (MRI.getRegClass(AMDGP
[all...]
/external/llvm/lib/Target/ARM/
H A DA15SDOptimizer.cpp140 return MRI->getRegClass(Reg)->hasSuperClassEq(TRC);
277 MRI->getRegClass(MI->getOperand(1).getReg());
278 if (TRC->hasSuperClassEq(MRI->getRegClass(FullReg))) {
537 if (MRI->getRegClass(Reg)->hasSuperClassEq(&ARM::QPRRegClass) ||
538 MRI->getRegClass(Reg)->hasSuperClassEq(&ARM::DPairRegClass)) {
554 } else if (MRI->getRegClass(Reg)->hasSuperClassEq(&ARM::DPRRegClass)) {
560 assert(MRI->getRegClass(Reg)->hasSuperClassEq(&ARM::SPRRegClass) &&
664 MRI->constrainRegClass(NewReg, MRI->getRegClass((*I)->getReg()));
/external/llvm/lib/Target/AArch64/
H A DAArch64AdvSIMDScalarPass.cpp105 return MRI->getRegClass(Reg)->hasSuperClassEq(&AArch64::GPR64RegClass);
112 return (MRI->getRegClass(Reg)->hasSuperClassEq(&AArch64::FPR64RegClass) &&
114 (MRI->getRegClass(Reg)->hasSuperClassEq(&AArch64::FPR128RegClass) &&
H A DAArch64ConditionalCompares.cpp596 MRI->createVirtualRegister(TII->getRegClass(MCID, 0, TRI, *MF));
605 TII->getRegClass(MCID, 1, TRI, *MF));
652 TII->getRegClass(MCID, 0, TRI, *MF));
655 TII->getRegClass(MCID, 1, TRI, *MF));
/external/llvm/lib/CodeGen/SelectionDAG/
H A DInstrEmitter.cpp136 TII->getRegClass(II, i+II.getNumDefs(), TRI, *MF));
161 DstRC = MRI->getRegClass(VRBase);
221 TRI->getAllocatableClass(TII->getRegClass(II, i, TRI, *MF));
250 const TargetRegisterClass *RegRC = MRI->getRegClass(Reg);
331 DstRC = TRI->getAllocatableClass(TII->getRegClass(*II,IIOpNum,TRI,*MF));
438 const TargetRegisterClass *VRC = MRI->getRegClass(VReg);
495 TRC == MRI->getRegClass(SrcReg)) {
546 if (VRBase == 0 || !SRC->hasSubClassEq(MRI->getRegClass(VRBase)))
587 TRI->getAllocatableClass(TRI->getRegClass(DstRCIdx));
604 const TargetRegisterClass *RC = TRI->getRegClass(DstRCId
[all...]
/external/llvm/lib/Target/NVPTX/
H A DNVPTXInstrInfo.cpp39 const TargetRegisterClass *DestRC = MRI.getRegClass(DestReg);
40 const TargetRegisterClass *SrcRC = MRI.getRegClass(SrcReg);
/external/llvm/lib/Target/Mips/AsmParser/
H A DMipsAsmParser.cpp402 return RegIdx.RegInfo->getRegClass(ClassID).getRegister(RegIdx.Index);
410 return RegIdx.RegInfo->getRegClass(ClassID).getRegister(RegIdx.Index);
420 return RegIdx.RegInfo->getRegClass(Mips::AFGR64RegClassID)
428 return RegIdx.RegInfo->getRegClass(Mips::FGR64RegClassID)
436 return RegIdx.RegInfo->getRegClass(Mips::FGR32RegClassID)
444 return RegIdx.RegInfo->getRegClass(Mips::FGRH32RegClassID)
452 return RegIdx.RegInfo->getRegClass(Mips::FCCRegClassID)
463 return RegIdx.RegInfo->getRegClass(ClassID).getRegister(RegIdx.Index);
471 return RegIdx.RegInfo->getRegClass(ClassID).getRegister(RegIdx.Index);
479 return RegIdx.RegInfo->getRegClass(ClassI
[all...]
/external/chromium_org/third_party/mesa/src/src/gallium/drivers/radeon/
H A DAMDGPUInstrInfo.cpp249 const TargetRegisterClass * oldRegClass = MRI.getRegClass(MO.getReg());
/external/llvm/utils/TableGen/
H A DCodeGenTarget.h125 return *getRegBank().getRegClass(R);
/external/mesa3d/src/gallium/drivers/radeon/
H A DAMDGPUInstrInfo.cpp249 const TargetRegisterClass * oldRegClass = MRI.getRegClass(MO.getReg());
/external/llvm/lib/Target/AArch64/InstPrinter/
H A DAArch64InstPrinter.cpp1163 if (MRI.getRegClass(AArch64::DDRegClassID).contains(Reg) ||
1164 MRI.getRegClass(AArch64::QQRegClassID).contains(Reg))
1166 else if (MRI.getRegClass(AArch64::DDDRegClassID).contains(Reg) ||
1167 MRI.getRegClass(AArch64::QQQRegClassID).contains(Reg))
1169 else if (MRI.getRegClass(AArch64::DDDDRegClassID).contains(Reg) ||
1170 MRI.getRegClass(AArch64::QQQQRegClassID).contains(Reg))
1181 if (MRI.getRegClass(AArch64::FPR64RegClassID).contains(Reg)) {
1183 MRI.getRegClass(AArch64::FPR128RegClassID);

Completed in 2513 milliseconds

1234