Searched refs:rl_src (Results 1 - 25 of 25) sorted by relevance

/art/compiler/dex/quick/
H A Dgen_loadstore.cc44 void Mir2Lir::LoadValueDirect(RegLocation rl_src, RegStorage r_dest) { argument
45 rl_src = rl_src.wide ? UpdateLocWide(rl_src) : UpdateLoc(rl_src);
46 if (rl_src.location == kLocPhysReg) {
47 OpRegCopy(r_dest, rl_src.reg);
48 } else if (IsInexpensiveConstant(rl_src)) {
50 DCHECK(!rl_src.ref || (mir_graph_->ConstantValue(rl_src)
73 LoadValueDirectFixed(RegLocation rl_src, RegStorage r_dest) argument
84 LoadValueDirectWide(RegLocation rl_src, RegStorage r_dest) argument
103 LoadValueDirectWideFixed(RegLocation rl_src, RegStorage r_dest) argument
109 LoadValue(RegLocation rl_src, RegisterClass op_kind) argument
135 StoreValue(RegLocation rl_dest, RegLocation rl_src) argument
193 LoadValueWide(RegLocation rl_src, RegisterClass op_kind) argument
220 StoreValueWide(RegLocation rl_dest, RegLocation rl_src) argument
278 StoreFinalValue(RegLocation rl_dest, RegLocation rl_src) argument
309 StoreFinalValueWide(RegLocation rl_dest, RegLocation rl_src) argument
[all...]
H A Dmir_to_lir.cc477 RegLocation rl_src[3]; local
491 rl_src[0] = rl_src[1] = rl_src[2] = mir_graph_->GetBadLoc();
494 rl_src[next_loc++] = mir_graph_->GetSrcWide(mir, next_sreg);
497 rl_src[next_loc++] = mir_graph_->GetSrc(mir, next_sreg);
503 rl_src[next_loc++] = mir_graph_->GetSrcWide(mir, next_sreg);
506 rl_src[next_loc++] = mir_graph_->GetSrc(mir, next_sreg);
512 rl_src[next_loc++] = mir_graph_->GetSrcWide(mir, next_sreg);
514 rl_src[next_lo
1139 RegLocation rl_src = mir_graph_->GetSrc(mir, 0); local
[all...]
H A Dgen_common.cc413 void Mir2Lir::GenCompareZeroAndBranch(Instruction::Code opcode, RegLocation rl_src, LIR* taken) { argument
415 RegisterClass reg_class = rl_src.ref ? kRefReg : kCoreReg;
416 rl_src = LoadValue(rl_src, reg_class);
440 OpCmpImmBranch(cond, rl_src.reg, 0, taken);
443 void Mir2Lir::GenIntToLong(RegLocation rl_dest, RegLocation rl_src) { argument
445 if (rl_src.location == kLocPhysReg) {
446 OpRegCopy(rl_result.reg, rl_src.reg);
448 LoadValueDirect(rl_src, rl_result.reg.GetLow());
454 void Mir2Lir::GenLongToInt(RegLocation rl_dest, RegLocation rl_src) { argument
460 GenIntNarrowing(Instruction::Code opcode, RegLocation rl_dest, RegLocation rl_src) argument
487 GenNewArray(uint32_t type_idx, RegLocation rl_dest, RegLocation rl_src) argument
674 GenFillArrayData(MIR* mir, DexOffset table_offset, RegLocation rl_src) argument
685 GenSput(MIR* mir, RegLocation rl_src, OpSize size) argument
941 GenIPut(MIR* mir, int opt_flags, OpSize size, RegLocation rl_src, RegLocation rl_obj) argument
1008 GenArrayObjPut(int opt_flags, RegLocation rl_array, RegLocation rl_index, RegLocation rl_src) argument
1148 GenThrow(RegLocation rl_src) argument
1155 GenInstanceofFinal(bool use_declaring_class, uint32_t type_idx, RegLocation rl_dest, RegLocation rl_src) argument
1214 GenInstanceofCallingHelper(bool needs_access_check, bool type_known_final, bool type_known_abstract, bool use_declaring_class, bool can_assume_type_is_in_dex_cache, uint32_t type_idx, RegLocation rl_dest, RegLocation rl_src) argument
1317 GenInstanceof(uint32_t type_idx, RegLocation rl_dest, RegLocation rl_src) argument
1337 GenCheckCast(int opt_flags, uint32_t insn_idx, uint32_t type_idx, RegLocation rl_src) argument
1671 HandleEasyDivRem(Instruction::Code dalvik_opcode ATTRIBUTE_UNUSED, bool is_div, RegLocation rl_src, RegLocation rl_dest, int lit) argument
1718 HandleEasyMultiply(RegLocation rl_src, RegLocation rl_dest, int lit) argument
1802 GenArithOpIntLit(Instruction::Code opcode, RegLocation rl_dest, RegLocation rl_src, int lit) argument
2065 GenConversionCall(QuickEntrypointEnum trampoline, RegLocation rl_dest, RegLocation rl_src, RegisterClass return_reg_class) argument
2139 GenMonitorEnter(int opt_flags, RegLocation rl_src) argument
2146 GenMonitorExit(int opt_flags, RegLocation rl_src) argument
2159 GenSmallPackedSwitch(MIR* mir, DexOffset table_offset, RegLocation rl_src) argument
2212 GenPackedSwitch(MIR* mir, DexOffset table_offset, RegLocation rl_src) argument
2227 GenSmallSparseSwitch(MIR* mir, DexOffset table_offset, RegLocation rl_src) argument
2244 GenSparseSwitch(MIR* mir, DexOffset table_offset, RegLocation rl_src) argument
[all...]
H A Dmir_to_lir.h673 bool IsInexpensiveConstant(RegLocation rl_src);
793 RegLocation rl_src, RegLocation rl_dest, int lit);
794 bool HandleEasyMultiply(RegLocation rl_src, RegLocation rl_dest, int lit);
815 void GenCompareZeroAndBranch(Instruction::Code opcode, RegLocation rl_src, LIR* taken);
816 virtual void GenIntToLong(RegLocation rl_dest, RegLocation rl_src);
817 virtual void GenLongToInt(RegLocation rl_dest, RegLocation rl_src);
819 RegLocation rl_src);
821 RegLocation rl_src);
823 void GenFillArrayData(MIR* mir, DexOffset table_offset, RegLocation rl_src);
824 void GenSput(MIR* mir, RegLocation rl_src, OpSiz
[all...]
H A Dgen_invoke.cc405 RegLocation rl_src = rl_method; local
406 rl_src.location = kLocPhysReg;
407 rl_src.reg = TargetReg(kArg0, kRef);
408 rl_src.home = false;
409 MarkLive(rl_src);
412 StoreValueWide(rl_method, rl_src);
414 StoreValue(rl_method, rl_src);
418 StoreBaseDisp(TargetPtrReg(kSp), 0, rl_src.reg, kWord, kNotVolatile);
1212 RegLocation rl_src = info->args[0]; local
1213 rl_src
1230 RegLocation rl_src = info->args[0]; local
1311 RegLocation rl_src = info->args[0]; local
1326 RegLocation rl_src = info->args[0]; local
[all...]
H A Dcodegen_util.cc61 bool Mir2Lir::IsInexpensiveConstant(RegLocation rl_src) { argument
63 if (rl_src.is_const) {
64 if (rl_src.wide) {
67 if (rl_src.high_word) {
68 rl_src.high_word = false;
69 rl_src.s_reg_low--;
70 rl_src.orig_sreg--;
72 if (rl_src.fp) {
73 res = InexpensiveConstantDouble(mir_graph_->ConstantValueWide(rl_src));
75 res = InexpensiveConstantLong(mir_graph_->ConstantValueWide(rl_src));
1245 PartiallyIntersects(RegLocation rl_src, RegLocation rl_dest) argument
1251 Intersects(RegLocation rl_src, RegLocation rl_dest) argument
[all...]
/art/compiler/dex/quick/mips/
H A Dfp_mips.cc133 RegLocation rl_src) {
150 GenConversionCall(kQuickF2iz, rl_dest, rl_src, kCoreReg);
153 GenConversionCall(kQuickD2iz, rl_dest, rl_src, kCoreReg);
156 GenConversionCall(kQuickL2d, rl_dest, rl_src, kFPReg);
159 GenConversionCall(kQuickF2l, rl_dest, rl_src, kCoreReg);
162 GenConversionCall(kQuickL2f, rl_dest, rl_src, kFPReg);
165 GenConversionCall(kQuickD2l, rl_dest, rl_src, kCoreReg);
170 if (rl_src.wide) {
171 rl_src = LoadValueWide(rl_src, kFPRe
132 GenConversion(Instruction::Code opcode, RegLocation rl_dest, RegLocation rl_src) argument
262 GenNegFloat(RegLocation rl_dest, RegLocation rl_src) argument
276 GenNegDouble(RegLocation rl_dest, RegLocation rl_src) argument
[all...]
H A Dint_mips.cc429 void MipsMir2Lir::GenMultiplyByTwoBitMultiplier(RegLocation rl_src, RegLocation rl_result, int lit, argument
433 OpRegRegImm(kOpLsl, t_reg, rl_src.reg, second_bit - first_bit);
434 OpRegRegReg(kOpAdd, rl_result.reg, rl_src.reg, t_reg);
466 RegLocation rl_src, RegLocation rl_dest, int lit) {
467 UNUSED(dalvik_opcode, is_div, rl_src, rl_dest, lit);
472 bool MipsMir2Lir::EasyMultiply(RegLocation rl_src, RegLocation rl_dest, int lit) { argument
473 UNUSED(rl_src, rl_dest, lit);
609 void MipsMir2Lir::GenNotLong(RegLocation rl_dest, RegLocation rl_src) { argument
610 rl_src = LoadValueWide(rl_src, kCoreRe
465 SmallLiteralDivRem(Instruction::Code dalvik_opcode, bool is_div, RegLocation rl_src, RegLocation rl_dest, int lit) argument
639 GenNegLong(RegLocation rl_dest, RegLocation rl_src) argument
749 GenArrayPut(int opt_flags, OpSize size, RegLocation rl_array, RegLocation rl_index, RegLocation rl_src, int scale, bool card_mark) argument
902 GenIntToLong(RegLocation rl_dest, RegLocation rl_src) argument
913 GenConversionCall(QuickEntrypointEnum trampoline, RegLocation rl_dest, RegLocation rl_src, RegisterClass reg_class) argument
[all...]
H A Dcodegen_mips.h73 bool SmallLiteralDivRem(Instruction::Code dalvik_opcode, bool is_div, RegLocation rl_src,
75 bool EasyMultiply(RegLocation rl_src, RegLocation rl_dest, int lit) OVERRIDE;
149 RegLocation rl_src, int scale, bool card_mark);
158 void GenConversion(Instruction::Code opcode, RegLocation rl_dest, RegLocation rl_src);
166 void GenIntToLong(RegLocation rl_dest, RegLocation rl_src) OVERRIDE;
186 void GenMultiplyByTwoBitMultiplier(RegLocation rl_src, RegLocation rl_result, int lit,
188 void GenNegDouble(RegLocation rl_dest, RegLocation rl_src);
189 void GenNegFloat(RegLocation rl_dest, RegLocation rl_src);
190 void GenLargePackedSwitch(MIR* mir, uint32_t table_offset, RegLocation rl_src);
191 void GenLargeSparseSwitch(MIR* mir, uint32_t table_offset, RegLocation rl_src);
[all...]
H A Dcall_mips.cc72 void MipsMir2Lir::GenLargeSparseSwitch(MIR* mir, DexOffset table_offset, RegLocation rl_src) { argument
113 rl_src = LoadValue(rl_src, kCoreReg);
121 OpCmpBranch(kCondNe, rl_src.reg, r_key, loop_label);
145 void MipsMir2Lir::GenLargePackedSwitch(MIR* mir, DexOffset table_offset, RegLocation rl_src) { argument
157 rl_src = LoadValue(rl_src, kCoreReg);
164 r_key = rl_src.reg;
181 OpRegRegReg(kOpSub, r_key, rl_src.reg, r_key);
183 OpRegRegImm(kOpSub, r_key, rl_src
[all...]
/art/compiler/dex/quick/x86/
H A Dfp_x86.cc141 void X86Mir2Lir::GenLongToFP(RegLocation rl_dest, RegLocation rl_src, bool is_double) { argument
143 int src_v_reg_offset = SRegOffset(rl_src.s_reg_low);
147 rl_src = UpdateLocWide(rl_src);
153 if (rl_src.location == kLocPhysReg) {
154 RegisterInfo* reg_info = GetRegInfo(rl_src.reg);
160 ResetDef(rl_src.reg);
165 StoreBaseDisp(rs_rSP, src_v_reg_offset, rl_src.reg, k64, kNotVolatile);
211 RegLocation rl_src) {
233 rl_src
210 GenConversion(Instruction::Code opcode, RegLocation rl_dest, RegLocation rl_src) argument
580 GenNegFloat(RegLocation rl_dest, RegLocation rl_src) argument
588 GenNegDouble(RegLocation rl_dest, RegLocation rl_src) argument
611 RegLocation rl_src = info->args[0]; local
621 RegLocation rl_src = info->args[0]; local
667 RegLocation rl_src = info->args[0]; local
[all...]
H A Dint_x86.cc276 RegLocation rl_src = mir_graph_->GetSrc(mir, 0); local
279 RegisterClass src_reg_class = rl_src.ref ? kRefReg : kCoreReg;
297 rl_src = LoadValue(rl_src, src_reg_class);
321 (rl_src.location == kLocPhysReg && rl_src.reg.GetRegNum() == rl_result.reg.GetRegNum());
331 OpRegImm(kOpCmp, rl_src.reg, 0);
350 rl_src = LoadValue(rl_src, src_reg_class);
373 OpRegImm(kOpCmp, rl_src
606 GenDivRemLit(RegLocation rl_dest, RegLocation rl_src, int imm, bool is_div) argument
1464 GenMultiplyByTwoBitMultiplier(RegLocation rl_src, RegLocation rl_result, int lit, int first_bit, int second_bit) argument
1598 SmallLiteralDivRem(Instruction::Code dalvik_opcode, bool is_div, RegLocation rl_src, RegLocation rl_dest, int lit) argument
1605 EasyMultiply(RegLocation rl_src, RegLocation rl_dest, int lit) argument
1948 GenLongRegOrMemOp(RegLocation rl_dest, RegLocation rl_src, Instruction::Code op) argument
1992 GenLongArith(RegLocation rl_dest, RegLocation rl_src, Instruction::Code op) argument
2134 GenNotLong(RegLocation rl_dest, RegLocation rl_src) argument
2147 GenDivRemLongLit(RegLocation rl_dest, RegLocation rl_src, int64_t imm, bool is_div) argument
2391 GenNegLong(RegLocation rl_dest, RegLocation rl_src) argument
2494 GenArrayPut(int opt_flags, OpSize size, RegLocation rl_array, RegLocation rl_index, RegLocation rl_src, int scale, bool card_mark) argument
2551 GenShiftImmOpLong(Instruction::Code opcode, RegLocation rl_dest, RegLocation rl_src, int shift_amount, int flags) argument
2637 GenShiftImmOpLong(Instruction::Code opcode, RegLocation rl_dest, RegLocation rl_src, RegLocation rl_shift, int flags) argument
2855 GenLongImm(RegLocation rl_dest, RegLocation rl_src, Instruction::Code op) argument
3011 GenInstanceofFinal(bool use_declaring_class, uint32_t type_idx, RegLocation rl_dest, RegLocation rl_src) argument
3332 GenIntToLong(RegLocation rl_dest, RegLocation rl_src) argument
3352 GenLongToInt(RegLocation rl_dest, RegLocation rl_src) argument
[all...]
H A Dcodegen_x86.h83 bool SmallLiteralDivRem(Instruction::Code dalvik_opcode, bool is_div, RegLocation rl_src,
85 bool EasyMultiply(RegLocation rl_src, RegLocation rl_dest, int lit) OVERRIDE;
98 void GenLongToInt(RegLocation rl_dest, RegLocation rl_src);
178 RegLocation rl_index, RegLocation rl_src, int scale, bool card_mark) OVERRIDE;
186 void GenConversion(Instruction::Code opcode, RegLocation rl_dest, RegLocation rl_src) OVERRIDE;
207 void GenIntToLong(RegLocation rl_dest, RegLocation rl_src) OVERRIDE;
214 * @param rl_src constant source operand
218 bool GenLongImm(RegLocation rl_dest, RegLocation rl_src, Instruction::Code op);
244 * @param rl_src Second operand.
247 void GenLongArith(RegLocation rl_dest, RegLocation rl_src, Instructio
[all...]
H A Dcall_x86.cc38 void X86Mir2Lir::GenLargeSparseSwitch(MIR* mir, DexOffset table_offset, RegLocation rl_src) { argument
39 GenSmallSparseSwitch(mir, table_offset, rl_src);
58 void X86Mir2Lir::GenLargePackedSwitch(MIR* mir, DexOffset table_offset, RegLocation rl_src) { argument
70 rl_src = LoadValue(rl_src, kCoreReg);
76 keyReg = rl_src.reg;
79 OpRegRegImm(kOpSub, keyReg, rl_src.reg, low_key);
H A Dtarget_x86.cc1122 RegLocation rl_src = info->args[0]; local
1136 LoadValueDirectFixed(rl_src, rs_rAX);
1144 LoadValueDirectFixed(rl_src, rs_rAX);
1195 LoadValueDirectFixed(rl_src, rs_rAX);
1992 RegLocation rl_src, rl_dest, rl_result; local
1994 rl_src = mir_graph_->GetSrcWide(mir, 0);
1997 rl_src = mir_graph_->GetSrc(mir, 0);
2009 rl_src = LoadValue(rl_src, kFPReg);
2014 OpRegCopy(rl_result.reg, rl_src
2293 RegLocation rl_src; local
[all...]
/art/compiler/dex/quick/arm64/
H A Dfp_arm64.cc148 RegLocation rl_dest, RegLocation rl_src) {
213 if (rl_src.wide) {
214 rl_src = LoadValueWide(rl_src, src_reg_class);
216 rl_src = LoadValue(rl_src, src_reg_class);
220 NewLIR2(op, rl_result.reg.GetReg(), rl_src.reg.GetReg());
337 void Arm64Mir2Lir::GenNegFloat(RegLocation rl_dest, RegLocation rl_src) { argument
339 rl_src = LoadValue(rl_src, kFPRe
147 GenConversion(Instruction::Code opcode, RegLocation rl_dest, RegLocation rl_src) argument
345 GenNegDouble(RegLocation rl_dest, RegLocation rl_src) argument
353 RegClassForAbsFP(RegLocation rl_src, RegLocation rl_dest) argument
377 RegLocation rl_src = UpdateLoc(info->args[0]); local
396 RegLocation rl_src = UpdateLocWide(info->args[0]); local
411 RegLocation rl_src = info->args[0]; local
421 RegLocation rl_src = info->args[0]; local
431 RegLocation rl_src = info->args[0]; local
441 RegLocation rl_src = info->args[0]; local
453 RegLocation rl_src = info->args[0]; local
[all...]
H A Dint_arm64.cc193 RegLocation rl_src = mir_graph_->GetSrc(mir, 0);
194 rl_src = LoadValue(rl_src, rl_src.ref ? kRefReg : kCoreReg);
195 // rl_src may be aliased with rl_result/rl_dest, so do compare early.
196 OpRegImm(kOpCmp, rl_src.reg, 0);
417 RegLocation rl_src, RegLocation rl_dest, int lit) {
433 rl_src = LoadValue(rl_src, kCoreReg);
436 NewLIR3(kA64Smull3xww, As64BitReg(r_long_mul).GetReg(), r_magic.GetReg(), rl_src
416 SmallLiteralDivRem(Instruction::Code dalvik_opcode, bool is_div, RegLocation rl_src, RegLocation rl_dest, int lit) argument
460 SmallLiteralDivRem64(Instruction::Code dalvik_opcode, bool is_div, RegLocation rl_src, RegLocation rl_dest, int64_t lit) argument
529 HandleEasyDivRem(Instruction::Code dalvik_opcode, bool is_div, RegLocation rl_src, RegLocation rl_dest, int lit) argument
536 HandleEasyDivRem64(Instruction::Code dalvik_opcode, bool is_div, RegLocation rl_src, RegLocation rl_dest, int64_t lit) argument
602 EasyMultiply(RegLocation rl_src, RegLocation rl_dest, int lit) argument
664 RegLocation rl_src = info->args[0]; local
679 RegLocation rl_src = info->args[0]; local
829 RegLocation rl_src = info->args[0]; local
1000 GenMultiplyByTwoBitMultiplier(RegLocation rl_src, RegLocation rl_result, int lit ATTRIBUTE_UNUSED, int first_bit, int second_bit) argument
1076 GenIntToLong(RegLocation rl_dest, RegLocation rl_src) argument
1116 GenNegLong(RegLocation rl_dest, RegLocation rl_src) argument
1125 GenNotLong(RegLocation rl_dest, RegLocation rl_src) argument
1259 GenArrayPut(int opt_flags, OpSize size, RegLocation rl_array, RegLocation rl_index, RegLocation rl_src, int scale, bool card_mark) argument
1342 GenShiftImmOpLong(Instruction::Code opcode, RegLocation rl_dest, RegLocation rl_src, RegLocation rl_shift, int flags ATTRIBUTE_UNUSED) argument
[all...]
H A Dcall_arm64.cc55 void Arm64Mir2Lir::GenLargeSparseSwitch(MIR* mir, uint32_t table_offset, RegLocation rl_src) { argument
67 rl_src = LoadValue(rl_src, kCoreReg);
87 OpRegReg(kOpCmp, r_key, rl_src.reg);
104 void Arm64Mir2Lir::GenLargePackedSwitch(MIR* mir, uint32_t table_offset, RegLocation rl_src) { argument
116 rl_src = LoadValue(rl_src, kCoreReg);
124 key_reg = rl_src.reg;
127 OpRegRegImm(kOpSub, key_reg, rl_src.reg, low_key);
155 void Arm64Mir2Lir::GenMonitorEnter(int opt_flags, RegLocation rl_src) { argument
209 GenMonitorExit(int opt_flags, RegLocation rl_src) argument
[all...]
H A Dcodegen_arm64.h54 bool SmallLiteralDivRem(Instruction::Code dalvik_opcode, bool is_div, RegLocation rl_src,
57 RegLocation rl_src, RegLocation rl_dest, int lit) OVERRIDE;
59 RegLocation rl_src, RegLocation rl_dest, int64_t lit);
60 bool EasyMultiply(RegLocation rl_src, RegLocation rl_dest, int lit) OVERRIDE;
138 RegLocation rl_src, int scale, bool card_mark) OVERRIDE;
147 void GenConversion(Instruction::Code opcode, RegLocation rl_dest, RegLocation rl_src) OVERRIDE;
164 void GenIntToLong(RegLocation rl_dest, RegLocation rl_src) OVERRIDE;
186 void GenMonitorEnter(int opt_flags, RegLocation rl_src) OVERRIDE;
187 void GenMonitorExit(int opt_flags, RegLocation rl_src) OVERRIDE;
189 void GenMultiplyByTwoBitMultiplier(RegLocation rl_src, RegLocatio
[all...]
H A Dtarget_arm64.cc888 RegLocation rl_src[3]; local
890 rl_src[0] = rl_src[1] = rl_src[2] = mir_graph_->GetBadLoc();
896 rl_src[0] = mir_graph_->GetSrc(mir, 0);
897 rl_src[1] = mir_graph_->GetSrc(mir, 1);
898 rl_src[2]= mir_graph_->GetSrc(mir, 2);
899 GenMaddMsubInt(rl_dest, rl_src[0], rl_src[1], rl_src[
[all...]
/art/compiler/dex/quick/arm/
H A Dfp_arm.cc145 void ArmMir2Lir::GenConversion(Instruction::Code opcode, RegLocation rl_dest, RegLocation rl_src) { argument
170 rl_src = LoadValueWide(rl_src, kFPReg);
171 RegisterInfo* info = GetRegInfo(rl_src.reg);
191 GenConversionCall(kQuickF2l, rl_dest, rl_src, kCoreReg);
194 rl_src = LoadValueWide(rl_src, kFPReg);
195 RegisterInfo* info = GetRegInfo(rl_src.reg);
222 GenConversionCall(kQuickD2l, rl_dest, rl_src, kCoreReg);
227 if (rl_src
354 GenNegFloat(RegLocation rl_dest, RegLocation rl_src) argument
362 GenNegDouble(RegLocation rl_dest, RegLocation rl_src) argument
370 RegClassForAbsFP(RegLocation rl_src, RegLocation rl_dest) argument
393 RegLocation rl_src = UpdateLoc(info->args[0]); local
411 RegLocation rl_src = UpdateLocWide(info->args[0]); local
435 RegLocation rl_src = info->args[0]; local
[all...]
H A Dint_arm.cc245 RegLocation rl_src = mir_graph_->GetSrc(mir, 0); local
248 RegisterClass src_reg_class = rl_src.ref ? kRefReg : kCoreReg;
250 rl_src = LoadValue(rl_src, src_reg_class);
264 OpRegRegImm(kOpSub, rl_result.reg, rl_src.reg, -true_val);
270 OpRegRegImm(kOpRsub, rl_result.reg, rl_src.reg, 1);
276 OpRegImm(kOpCmp, rl_src.reg, 0);
287 OpRegImm(kOpCmp, rl_src.reg, 0);
300 OpRegImm(kOpCmp, rl_src.reg, 0);
520 RegLocation rl_src, RegLocatio
519 SmallLiteralDivRem(Instruction::Code dalvik_opcode, bool is_div, RegLocation rl_src, RegLocation rl_dest, int lit) argument
700 EasyMultiply(RegLocation rl_src, RegLocation rl_dest, int lit) argument
997 RegLocation rl_src = info->args[0]; local
1146 GenMultiplyByTwoBitMultiplier(RegLocation rl_src, RegLocation rl_result, int lit, int first_bit, int second_bit) argument
1224 GenNegLong(RegLocation rl_dest, RegLocation rl_src) argument
1461 GenArrayPut(int opt_flags, OpSize size, RegLocation rl_array, RegLocation rl_index, RegLocation rl_src, int scale, bool card_mark) argument
1549 GenShiftImmOpLong(Instruction::Code opcode, RegLocation rl_dest, RegLocation rl_src, RegLocation rl_shift, int flags) argument
1708 HandleEasyDivRem(Instruction::Code dalvik_opcode, bool is_div, RegLocation rl_src, RegLocation rl_dest, int lit) argument
[all...]
H A Dcodegen_arm.h62 bool SmallLiteralDivRem(Instruction::Code dalvik_opcode, bool is_div, RegLocation rl_src,
64 bool EasyMultiply(RegLocation rl_src, RegLocation rl_dest, int lit) OVERRIDE;
150 RegLocation rl_src, int scale, bool card_mark);
159 void GenConversion(Instruction::Code opcode, RegLocation rl_dest, RegLocation rl_src);
184 void GenMonitorEnter(int opt_flags, RegLocation rl_src);
185 void GenMonitorExit(int opt_flags, RegLocation rl_src);
187 void GenMultiplyByTwoBitMultiplier(RegLocation rl_src, RegLocation rl_result, int lit,
189 void GenNegDouble(RegLocation rl_dest, RegLocation rl_src);
190 void GenNegFloat(RegLocation rl_dest, RegLocation rl_src);
191 void GenLargePackedSwitch(MIR* mir, DexOffset table_offset, RegLocation rl_src);
[all...]
H A Dtarget_arm.cc993 RegLocation rl_src[3]; local
995 rl_src[0] = rl_src[1] = rl_src[2] = mir_graph_->GetBadLoc();
999 rl_src[0] = mir_graph_->GetSrc(mir, 0);
1000 rl_src[1] = mir_graph_->GetSrc(mir, 1);
1001 rl_src[2]= mir_graph_->GetSrc(mir, 2);
1002 GenMaddMsubInt(rl_dest, rl_src[0], rl_src[1], rl_src[
[all...]
H A Dcall_arm.cc56 void ArmMir2Lir::GenLargeSparseSwitch(MIR* mir, uint32_t table_offset, RegLocation rl_src) { argument
68 rl_src = LoadValue(rl_src, kCoreReg);
88 OpRegReg(kOpCmp, r_key, rl_src.reg);
101 void ArmMir2Lir::GenLargePackedSwitch(MIR* mir, uint32_t table_offset, RegLocation rl_src) { argument
113 rl_src = LoadValue(rl_src, kCoreReg);
121 keyReg = rl_src.reg;
124 OpRegRegImm(kOpSub, keyReg, rl_src.reg, low_key);
147 void ArmMir2Lir::GenMonitorEnter(int opt_flags, RegLocation rl_src) { argument
229 GenMonitorExit(int opt_flags, RegLocation rl_src) argument
[all...]

Completed in 3674 milliseconds