/external/chromium_org/v8/src/arm/ |
H A D | regexp-macro-assembler-arm.cc | 600 RegList registers_to_retain = r4.bit() | r5.bit() | r6.bit() | 602 RegList argument_registers = r0.bit() | r1.bit() | r2.bit() | r3.bit();
|
H A D | assembler-arm.cc | 1279 void Assembler::addrmod4(Instr instr, Register rn, RegList rl) { 1969 RegList dst, 1990 RegList src,
|
H A D | macro-assembler-arm.cc | 3951 RegList regs = 0; 4008 RegList regs = 0;
|
H A D | code-stubs-arm.cc | 4194 const RegList kSavedRegs =
|
/external/chromium_org/v8/src/arm64/ |
H A D | assembler-arm64-inl.h | 51 inline RegList CPURegister::Bit() const { 52 DCHECK(reg_code < (sizeof(RegList) * kBitsPerByte));
|
H A D | macro-assembler-arm64.cc | 4876 RegList old_tmp_list = TmpList()->list(); 5146 RegList old_tmp_list = TmpList()->list(); 5147 RegList old_fp_tmp_list = FPTmpList()->list();
|
H A D | assembler-arm64.cc | 226 RegList unique_regs = 0; 227 RegList unique_fpregs = 0;
|
/external/chromium_org/v8/src/compiler/x64/ |
H A D | code-generator-x64.cc | 794 const RegList saves = descriptor->CalleeSavedRegisters(); 846 const RegList saves = descriptor->CalleeSavedRegisters();
|
/external/llvm/lib/Target/ARM/ |
H A D | ARMBaseInstrInfo.cpp | 1936 SmallVector<MachineOperand, 4> RegList; local 1938 RegList.push_back(MI->getOperand(i)); 1950 RegList.push_back(MachineOperand::CreateReg(CurReg, false, false, 1974 RegList.push_back(MachineOperand::CreateReg(CurReg, true, false, false, 1990 for (int i = RegList.size() - 1; i >= 0; --i) 1991 MIB.addOperand(RegList[i]);
|
/external/chromium_org/v8/src/mips/ |
H A D | builtins-mips.cc | 875 RegList saved_regs = 914 RegList saved_regs =
|
H A D | code-stubs-mips.cc | 2533 const RegList kSavedRegs = 4415 const RegList kSavedRegs =
|
H A D | full-codegen-mips.cc | 447 masm_->MultiPop(static_cast<RegList>(fp.bit() | ra.bit()));
|
H A D | lithium-codegen-mips.cc | 2005 RegList saved_regs = a0.bit() | a1.bit() | a2.bit() | a3.bit();
|
/external/chromium_org/v8/src/mips64/ |
H A D | builtins-mips64.cc | 889 RegList saved_regs = 928 RegList saved_regs =
|
H A D | code-stubs-mips64.cc | 2565 const RegList kSavedRegs = 4453 const RegList kSavedRegs =
|
/external/llvm/lib/Target/Hexagon/ |
H A D | HexagonISelLowering.cpp | 187 static const MCPhysReg RegList[] = { local 191 if (unsigned Reg = State.AllocateReg(RegList, 6)) {
|
/external/vixl/src/a64/ |
H A D | assembler-a64.cc | 2252 RegList unique_regs = 0; 2253 RegList unique_fpregs = 0;
|
/external/chromium_org/v8/test/cctest/ |
H A D | test-assembler-arm64.cc | 8293 static const RegList x0_to_x3 = x0.Bit() | x1.Bit() | x2.Bit() | x3.Bit(); 8294 static const RegList x10_to_x13 = x10.Bit() | x11.Bit() | 8562 // Use Push<Size>RegList and Pop<Size>RegList to transfer the registers. 8592 static RegList const allowed = ~(masm.TmpList()->list() | jssp.Bit()); 8599 RegList list = PopulateRegisterArray(NULL, x, r, reg_size, reg_count, 8772 static RegList const allowed = ~0; 8779 RegList list = PopulateFPRegisterArray(NULL, d, v, reg_size, reg_count, 8932 // RegList-based methods. 8939 static RegList cons [all...] |
/external/vixl/test/ |
H A D | test-assembler-a64.cc | 7475 static const RegList x0_to_x3 = x0.Bit() | x1.Bit() | x2.Bit() | x3.Bit(); 7476 static const RegList x10_to_x13 = x10.Bit() | x11.Bit() | 7741 // Use Push<Size>RegList and Pop<Size>RegList to transfer the registers. 7770 const RegList allowed = ~stack_pointer.Bit(); 7777 RegList list = PopulateRegisterArray(NULL, x, r, reg_size, reg_count, 7946 static RegList const allowed = ~0; 7953 RegList list = PopulateFPRegisterArray(NULL, d, v, reg_size, reg_count, 8107 // RegList-based methods. 8113 const RegList allowe [all...] |
/external/llvm/lib/Target/ARM/AsmParser/ |
H A D | ARMAsmParser.cpp | 1774 const SmallVectorImpl<unsigned> &RegList = getRegList(); local 1776 I = RegList.begin(), E = RegList.end(); I != E; ++I) 2596 assert (Regs.size() > 0 && "RegList contains no registers?"); 2834 const SmallVectorImpl<unsigned> &RegList = getRegList(); local 2836 I = RegList.begin(), E = RegList.end(); I != E; ) {
|
/external/llvm/lib/Target/Sparc/ |
H A D | SparcISelLowering.cpp | 56 static const MCPhysReg RegList[] = { local 60 if (unsigned Reg = State.AllocateReg(RegList, 6)) { 71 if (unsigned Reg = State.AllocateReg(RegList, 6))
|
/external/chromium_org/v8/src/ |
H A D | frames.cc | 1582 int NumRegs(RegList reglist) { return base::bits::CountPopulation32(reglist); }
|
/external/chromium_org/v8/src/ia32/ |
H A D | macro-assembler-ia32.cc | 3022 RegList regs = 0;
|
/external/chromium_org/v8/src/x87/ |
H A D | macro-assembler-x87.cc | 2982 RegList regs = 0;
|
/external/chromium_org/v8/src/x64/ |
H A D | macro-assembler-x64.cc | 4996 RegList regs = 0;
|