Searched refs:CCState (Results 1 - 25 of 28) sorted by relevance

12

/external/llvm/lib/Target/X86/
H A DX86CallingConv.h25 CCState &) {
H A DX86FastISel.cpp999 CCState CCInfo(CC, F.isVarArg(), *FuncInfo.MF, TM, ValLocs,
2828 CCState CCInfo(CC, isVarArg, *FuncInfo.MF, TM, ArgLocs,
3058 CCState CCRetInfo(CC, false, *FuncInfo.MF, TM, RVLocs,
/external/llvm/lib/CodeGen/
H A DCallingConvLower.cpp10 // This file implements the CCState class, used for lowering and implementing
26 CCState::CCState(CallingConv::ID CC, bool isVarArg, MachineFunction &mf, function in class:CCState
42 void CCState::HandleByVal(unsigned ValNo, MVT ValVT,
59 void CCState::MarkAllocated(unsigned Reg) {
67 CCState::AnalyzeFormalArguments(const SmallVectorImpl<ISD::InputArg> &Ins,
86 bool CCState::CheckReturn(const SmallVectorImpl<ISD::OutputArg> &Outs,
100 void CCState::AnalyzeReturn(const SmallVectorImpl<ISD::OutputArg> &Outs,
118 void CCState::AnalyzeCallOperands(const SmallVectorImpl<ISD::OutputArg> &Outs,
136 void CCState
[all...]
/external/llvm/lib/Target/ARM/
H A DARMCallingConv.h30 CCState &State, bool CanFail) {
61 CCState &State) {
73 CCState &State, bool CanFail) {
115 CCState &State) {
125 CCValAssign::LocInfo &LocInfo, CCState &State) {
147 CCState &State) {
158 CCState &State) {
178 ISD::ArgFlagsTy &ArgFlags, CCState &State) {
H A DARMISelLowering.h506 int StoreByValRegs(CCState &CCInfo, SelectionDAG &DAG,
517 void VarArgStyleRegisters(CCState &CCInfo, SelectionDAG &DAG,
523 void computeRegArea(CCState &CCInfo, MachineFunction &MF,
534 void HandleByVal(CCState *, unsigned &, unsigned) const override;
H A DARMFastISel.cpp1886 CCState CCInfo(CC, isVarArg, *FuncInfo.MF, TM, ArgLocs, *Context);
2029 CCState CCInfo(CC, isVarArg, *FuncInfo.MF, TM, RVLocs, *Context);
2090 CCState CCInfo(CC, F.isVarArg(), *FuncInfo.MF, TM, ValLocs,I->getContext());
2195 CCState CCInfo(CC, false, *FuncInfo.MF, TM, RVLocs, *Context);
2306 CCState CCInfo(CC, isVarArg, *FuncInfo.MF, TM, RVLocs, *Context);
H A DARMISelLowering.cpp70 class ARMCCState : public CCState {
75 : CCState(CC, isVarArg, MF, TM, locs, C) {
1791 CCState *State, unsigned &size, unsigned Align) const {
2041 CCState CCInfo(CallConv, isVarArg, MF, getTargetMachine(), RVLocs, Context);
2088 // CCState - Info about the registers and stack slots.
2723 ARMTargetLowering::computeRegArea(CCState &CCInfo, MachineFunction &MF,
2777 ARMTargetLowering::StoreByValRegs(CCState &CCInfo, SelectionDAG &DAG,
2883 ARMTargetLowering::VarArgStyleRegisters(CCState &CCInfo, SelectionDAG &DAG,
/external/llvm/include/llvm/CodeGen/
H A DCallingConvLower.h10 // This file declares the CCState and CCValAssign classes, used for lowering
25 class CCState;
155 ISD::ArgFlagsTy ArgFlags, CCState &State);
162 ISD::ArgFlagsTy &ArgFlags, CCState &State);
169 /// CCState - This class holds information needed while lowering arguments and
172 class CCState { class in namespace:llvm
240 CCState(CallingConv::ID CC, bool isVarArg, MachineFunction &MF,
/external/llvm/lib/Target/Hexagon/
H A DHexagonISelLowering.cpp49 class HexagonCCState : public CCState {
56 : CCState(CC, isVarArg, MF, TM, locs, C),
67 ISD::ArgFlagsTy ArgFlags, CCState &State);
72 ISD::ArgFlagsTy ArgFlags, CCState &State);
77 ISD::ArgFlagsTy ArgFlags, CCState &State);
82 ISD::ArgFlagsTy ArgFlags, CCState &State);
87 ISD::ArgFlagsTy ArgFlags, CCState &State);
92 ISD::ArgFlagsTy ArgFlags, CCState &State);
97 ISD::ArgFlagsTy ArgFlags, CCState &State) {
147 ISD::ArgFlagsTy ArgFlags, CCState
[all...]
/external/llvm/lib/Target/MSP430/
H A DMSP430ISelLowering.cpp266 static void AnalyzeVarArgs(CCState &State,
271 static void AnalyzeVarArgs(CCState &State,
281 static void AnalyzeArguments(CCState &State,
346 static void AnalyzeRetResult(CCState &State,
351 static void AnalyzeRetResult(CCState &State,
357 static void AnalyzeReturnValues(CCState &State,
440 CCState CCInfo(CallConv, isVarArg, DAG.getMachineFunction(),
535 // CCState - Info about the registers and stack slot.
536 CCState CCInfo(CallConv, isVarArg, DAG.getMachineFunction(),
586 CCState CCInf
[all...]
/external/llvm/lib/Target/Mips/
H A DMipsISelLowering.h356 MipsCC(CallingConv::ID CallConv, bool IsO32, bool IsFP64, CCState &Info,
375 const CCState &getCCInfo() const { return CCInfo; }
428 CCState &CCInfo;
H A DMipsISelLowering.cpp2212 CCState &State, const MCPhysReg *F64Regs) {
2288 ISD::ArgFlagsTy ArgFlags, CCState &State) {
2296 ISD::ArgFlagsTy ArgFlags, CCState &State) {
2409 CCState CCInfo(CallConv, IsVarArg, DAG.getMachineFunction(),
2613 CCState CCInfo(CallConv, IsVarArg, DAG.getMachineFunction(),
2661 CCState CCInfo(CallConv, IsVarArg, DAG.getMachineFunction(),
2797 CCState CCInfo(CallConv, IsVarArg, MF, getTargetMachine(),
2813 // CCState - Info about the registers and stack slot.
2814 CCState CCInfo(CallConv, IsVarArg, MF, getTargetMachine(), RVLocs,
3326 CallingConv::ID CC, bool IsO32_, bool IsFP64_, CCState
[all...]
/external/llvm/lib/Target/PowerPC/
H A DPPCISelLowering.h683 CCState &State);
689 CCState &State);
695 CCState &State);
H A DPPCFastISel.cpp1203 CCState CCInfo(CC, IsVarArg, *FuncInfo.MF, TM, ArgLocs, *Context);
1321 CCState CCInfo(CC, IsVarArg, *FuncInfo.MF, TM, RVLocs, *Context);
1411 CCState CCInfo(CC, IsVarArg, *FuncInfo.MF, TM, RVLocs, *Context);
1534 CCState CCInfo(CC, F.isVarArg(), *FuncInfo.MF, TM, ValLocs, *Context);
H A DPPCISelLowering.cpp2054 CCState &State) {
2062 CCState &State) {
2089 CCState &State) {
2243 CCState CCInfo(CallConv, isVarArg, DAG.getMachineFunction(),
2317 CCState CCByValInfo(CallConv, isVarArg, DAG.getMachineFunction(),
3525 CCState CCRetInfo(CallConv, isVarArg, DAG.getMachineFunction(),
3738 CCState CCInfo(CallConv, isVarArg, DAG.getMachineFunction(),
3778 CCState CCByValInfo(CallConv, isVarArg, DAG.getMachineFunction(),
4754 CCState CCInfo(CallConv, isVarArg, MF, getTargetMachine(),
4767 CCState CCInf
[all...]
/external/llvm/lib/Target/R600/
H A DAMDGPUISelLowering.h101 void AnalyzeFormalArguments(CCState &State,
H A DAMDGPUISelLowering.cpp77 ISD::ArgFlagsTy ArgFlags, CCState &State) {
482 void AMDGPUTargetLowering::AnalyzeFormalArguments(CCState &State,
/external/llvm/lib/Target/Sparc/
H A DSparcISelLowering.cpp41 ISD::ArgFlagsTy &ArgFlags, CCState &State)
54 ISD::ArgFlagsTy &ArgFlags, CCState &State)
83 ISD::ArgFlagsTy &ArgFlags, CCState &State) {
128 ISD::ArgFlagsTy &ArgFlags, CCState &State) {
192 // CCState - Info about the registers and stack slot.
193 CCState CCInfo(CallConv, IsVarArg, DAG.getMachineFunction(),
252 // CCState - Info about the registers and stack slot.
253 CCState CCInfo(CallConv, IsVarArg, DAG.getMachineFunction(),
352 CCState CCInfo(CallConv, isVarArg, DAG.getMachineFunction(),
552 CCState CCInf
[all...]
/external/llvm/lib/Target/AArch64/
H A DAArch64ISelLowering.h371 void saveVarArgRegisters(CCState &CCInfo, SelectionDAG &DAG, SDLoc DL,
H A DAArch64FastISel.cpp1201 CCState CCInfo(CC, false, *FuncInfo.MF, TM, ArgLocs, *Context);
1286 CCState CCInfo(CC, false, *FuncInfo.MF, TM, RVLocs, *Context);
1575 CCState CCInfo(CC, F.isVarArg(), *FuncInfo.MF, TM, ValLocs,
H A DAArch64ISelLowering.cpp1653 CCState CCInfo(CallConv, isVarArg, DAG.getMachineFunction(),
1838 void AArch64TargetLowering::saveVarArgRegisters(CCState &CCInfo,
1923 CCState CCInfo(CallConv, isVarArg, DAG.getMachineFunction(),
2010 CCState CCInfo(CalleeCC, isVarArg, DAG.getMachineFunction(),
2023 CCState CCInfo1(CalleeCC, false, DAG.getMachineFunction(),
2028 CCState CCInfo2(CallerCC, false, DAG.getMachineFunction(),
2054 CCState CCInfo(CalleeCC, isVarArg, DAG.getMachineFunction(),
2152 CCState CCInfo(CallConv, IsVarArg, DAG.getMachineFunction(),
2476 CCState CCInfo(CallConv, isVarArg, MF, getTargetMachine(), RVLocs, Context);
2490 CCState CCInf
[all...]
/external/llvm/lib/Target/XCore/
H A DXCoreISelLowering.cpp1121 CCState CCInfo(CallConv, isVarArg, DAG.getMachineFunction(),
1132 CCState RetCCInfo(CallConv, isVarArg, DAG.getMachineFunction(),
1287 CCState CCInfo(CallConv, isVarArg, DAG.getMachineFunction(),
1446 CCState CCInfo(CallConv, isVarArg, MF, getTargetMachine(), RVLocs, Context);
1469 // CCState - Info about the registers and stack slot.
1470 CCState CCInfo(CallConv, isVarArg, DAG.getMachineFunction(),
/external/clang/lib/CodeGen/
H A DTargetInfo.cpp505 /// \brief Similar to llvm::CCState, but for Clang.
506 struct CCState { struct in namespace:__anon17877
507 CCState(unsigned CC) : CC(CC), FreeRegs(0) {} function in struct:__anon17877::CCState
537 ABIArgInfo getIndirectResult(QualType Ty, bool ByVal, CCState &State) const;
539 ABIArgInfo getIndirectReturnResult(CCState &State) const;
545 ABIArgInfo classifyReturnType(QualType RetTy, CCState &State) const;
546 ABIArgInfo classifyArgumentType(QualType RetTy, CCState &State) const;
547 bool shouldUseInReg(QualType Ty, CCState &State, bool &NeedsPadding) const;
659 ABIArgInfo X86_32ABIInfo::getIndirectReturnResult(CCState &State) const {
669 ABIArgInfo X86_32ABIInfo::classifyReturnType(QualType RetTy, CCState
[all...]
/external/llvm/include/llvm/Target/
H A DTargetLowering.h44 class CCState;
2266 virtual void HandleByVal(CCState *, unsigned &, unsigned) const {}
/external/llvm/lib/Target/SystemZ/
H A DSystemZISelLowering.cpp681 CCState CCInfo(CallConv, IsVarArg, MF, DAG.getTarget(), ArgLocs,
785 static bool canUseSiblingCall(CCState ArgCCInfo,
820 CCState ArgCCInfo(CallConv, IsVarArg, MF, DAG.getTarget(), ArgLocs,
943 CCState RetCCInfo(CallConv, IsVarArg, MF, DAG.getTarget(), RetLocs,
975 CCState RetCCInfo(CallConv, IsVarArg, MF, DAG.getTarget(), RetLocs,

Completed in 3308 milliseconds

12